i2c_pmic_emul.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140
  1. /*
  2. * Copyright (C) 2015 Samsung Electronics
  3. * Przemyslaw Marczak <p.marczak@samsung.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <errno.h>
  9. #include <dm.h>
  10. #include <i2c.h>
  11. #include <power/pmic.h>
  12. #include <power/sandbox_pmic.h>
  13. DECLARE_GLOBAL_DATA_PTR;
  14. /**
  15. * struct sandbox_i2c_pmic_plat_data - platform data for the PMIC
  16. *
  17. * @rw_reg: PMICs register of the chip I/O transaction
  18. * @reg: PMICs registers array
  19. */
  20. struct sandbox_i2c_pmic_plat_data {
  21. u8 rw_reg;
  22. u8 reg[SANDBOX_PMIC_REG_COUNT];
  23. };
  24. static int sandbox_i2c_pmic_read_data(struct udevice *emul, uchar chip,
  25. uchar *buffer, int len)
  26. {
  27. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  28. if (plat->rw_reg + len > SANDBOX_PMIC_REG_COUNT) {
  29. pr_err("Request exceeds PMIC register range! Max register: %#x",
  30. SANDBOX_PMIC_REG_COUNT);
  31. return -EFAULT;
  32. }
  33. debug("Read PMIC: %#x at register: %#x count: %d\n",
  34. (unsigned)chip & 0xff, plat->rw_reg, len);
  35. memcpy(buffer, &plat->reg[plat->rw_reg], len);
  36. return 0;
  37. }
  38. static int sandbox_i2c_pmic_write_data(struct udevice *emul, uchar chip,
  39. uchar *buffer, int len,
  40. bool next_is_read)
  41. {
  42. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  43. /* Probe only */
  44. if (!len)
  45. return 0;
  46. /* Set PMIC register for I/O */
  47. plat->rw_reg = *buffer;
  48. debug("Write PMIC: %#x at register: %#x count: %d\n",
  49. (unsigned)chip & 0xff, plat->rw_reg, len);
  50. /* For read operation, set (write) only chip reg */
  51. if (next_is_read)
  52. return 0;
  53. buffer++;
  54. len--;
  55. if (plat->rw_reg + len > SANDBOX_PMIC_REG_COUNT) {
  56. pr_err("Request exceeds PMIC register range! Max register: %#x",
  57. SANDBOX_PMIC_REG_COUNT);
  58. }
  59. memcpy(&plat->reg[plat->rw_reg], buffer, len);
  60. return 0;
  61. }
  62. static int sandbox_i2c_pmic_xfer(struct udevice *emul, struct i2c_msg *msg,
  63. int nmsgs)
  64. {
  65. int ret = 0;
  66. for (; nmsgs > 0; nmsgs--, msg++) {
  67. bool next_is_read = nmsgs > 1 && (msg[1].flags & I2C_M_RD);
  68. if (msg->flags & I2C_M_RD) {
  69. ret = sandbox_i2c_pmic_read_data(emul, msg->addr,
  70. msg->buf, msg->len);
  71. } else {
  72. ret = sandbox_i2c_pmic_write_data(emul, msg->addr,
  73. msg->buf, msg->len,
  74. next_is_read);
  75. }
  76. if (ret)
  77. break;
  78. }
  79. return ret;
  80. }
  81. static int sandbox_i2c_pmic_ofdata_to_platdata(struct udevice *emul)
  82. {
  83. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  84. const u8 *reg_defaults;
  85. debug("%s:%d Setting PMIC default registers\n", __func__, __LINE__);
  86. reg_defaults = dev_read_u8_array_ptr(emul, "reg-defaults",
  87. SANDBOX_PMIC_REG_COUNT);
  88. if (!reg_defaults) {
  89. pr_err("Property \"reg-defaults\" not found for device: %s!",
  90. emul->name);
  91. return -EINVAL;
  92. }
  93. memcpy(&plat->reg, reg_defaults, SANDBOX_PMIC_REG_COUNT);
  94. return 0;
  95. }
  96. struct dm_i2c_ops sandbox_i2c_pmic_emul_ops = {
  97. .xfer = sandbox_i2c_pmic_xfer,
  98. };
  99. static const struct udevice_id sandbox_i2c_pmic_ids[] = {
  100. { .compatible = "sandbox,i2c-pmic" },
  101. { }
  102. };
  103. U_BOOT_DRIVER(sandbox_i2c_pmic_emul) = {
  104. .name = "sandbox_i2c_pmic_emul",
  105. .id = UCLASS_I2C_EMUL,
  106. .of_match = sandbox_i2c_pmic_ids,
  107. .ofdata_to_platdata = sandbox_i2c_pmic_ofdata_to_platdata,
  108. .platdata_auto_alloc_size = sizeof(struct sandbox_i2c_pmic_plat_data),
  109. .ops = &sandbox_i2c_pmic_emul_ops,
  110. };