ns_access.h 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2015 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __FSL_NS_ACCESS_H_
  6. #define __FSL_NS_ACCESS_H_
  7. #include <fsl_csu.h>
  8. enum csu_cslx_ind {
  9. CSU_CSLX_PCIE2_IO = 0,
  10. CSU_CSLX_PCIE1_IO,
  11. CSU_CSLX_MG2TPR_IP,
  12. CSU_CSLX_IFC_MEM,
  13. CSU_CSLX_OCRAM,
  14. CSU_CSLX_GIC,
  15. CSU_CSLX_PCIE1,
  16. CSU_CSLX_OCRAM2,
  17. CSU_CSLX_QSPI_MEM,
  18. CSU_CSLX_PCIE2,
  19. CSU_CSLX_SATA,
  20. CSU_CSLX_USB1,
  21. CSU_CSLX_QM_BM_SWPORTAL,
  22. CSU_CSLX_PCIE3 = 16,
  23. CSU_CSLX_PCIE3_IO,
  24. CSU_CSLX_USB3 = 20,
  25. CSU_CSLX_USB2,
  26. CSU_CSLX_PFE = 23,
  27. CSU_CSLX_SERDES = 32,
  28. CSU_CSLX_QDMA,
  29. CSU_CSLX_LPUART2,
  30. CSU_CSLX_LPUART1,
  31. CSU_CSLX_LPUART4,
  32. CSU_CSLX_LPUART3,
  33. CSU_CSLX_LPUART6,
  34. CSU_CSLX_LPUART5,
  35. CSU_CSLX_DSPI1 = 41,
  36. CSU_CSLX_QSPI,
  37. CSU_CSLX_ESDHC,
  38. CSU_CSLX_IFC = 45,
  39. CSU_CSLX_I2C1,
  40. CSU_CSLX_USB_2,
  41. CSU_CSLX_I2C3 = 48,
  42. CSU_CSLX_I2C2,
  43. CSU_CSLX_DUART2 = 50,
  44. CSU_CSLX_DUART1,
  45. CSU_CSLX_WDT2,
  46. CSU_CSLX_WDT1,
  47. CSU_CSLX_EDMA,
  48. CSU_CSLX_SYS_CNT,
  49. CSU_CSLX_DMA_MUX2,
  50. CSU_CSLX_DMA_MUX1,
  51. CSU_CSLX_DDR,
  52. CSU_CSLX_QUICC,
  53. CSU_CSLX_DCFG_CCU_RCPM = 60,
  54. CSU_CSLX_SECURE_BOOTROM,
  55. CSU_CSLX_SFP,
  56. CSU_CSLX_TMU,
  57. CSU_CSLX_SECURE_MONITOR,
  58. CSU_CSLX_SCFG,
  59. CSU_CSLX_FM = 66,
  60. CSU_CSLX_SEC5_5,
  61. CSU_CSLX_BM,
  62. CSU_CSLX_QM,
  63. CSU_CSLX_GPIO2 = 70,
  64. CSU_CSLX_GPIO1,
  65. CSU_CSLX_GPIO4,
  66. CSU_CSLX_GPIO3,
  67. CSU_CSLX_PLATFORM_CONT,
  68. CSU_CSLX_CSU,
  69. CSU_CSLX_IIC4 = 77,
  70. CSU_CSLX_WDT4,
  71. CSU_CSLX_WDT3,
  72. CSU_CSLX_ESDHC2 = 80,
  73. CSU_CSLX_WDT5 = 81,
  74. CSU_CSLX_SAI2,
  75. CSU_CSLX_SAI1,
  76. CSU_CSLX_SAI4,
  77. CSU_CSLX_SAI3,
  78. CSU_CSLX_FTM2 = 86,
  79. CSU_CSLX_FTM1,
  80. CSU_CSLX_FTM4,
  81. CSU_CSLX_FTM3,
  82. CSU_CSLX_FTM6 = 90,
  83. CSU_CSLX_FTM5,
  84. CSU_CSLX_FTM8,
  85. CSU_CSLX_FTM7,
  86. CSU_CSLX_DSCR = 121,
  87. };
  88. #endif