swap_case.c 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * PCI emulation device which swaps the case of text
  4. *
  5. * Copyright (c) 2014 Google, Inc
  6. * Written by Simon Glass <sjg@chromium.org>
  7. */
  8. #include <common.h>
  9. #include <dm.h>
  10. #include <errno.h>
  11. #include <pci.h>
  12. #include <asm/test.h>
  13. #include <linux/ctype.h>
  14. /**
  15. * struct swap_case_platdata - platform data for this device
  16. *
  17. * @command: Current PCI command value
  18. * @bar: Current base address values
  19. */
  20. struct swap_case_platdata {
  21. u16 command;
  22. u32 bar[6];
  23. };
  24. #define offset_to_barnum(offset) \
  25. (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
  26. enum {
  27. MEM_TEXT_SIZE = 0x100,
  28. };
  29. enum swap_case_op {
  30. OP_TO_LOWER,
  31. OP_TO_UPPER,
  32. OP_SWAP,
  33. };
  34. static struct pci_bar {
  35. int type;
  36. u32 size;
  37. } barinfo[] = {
  38. { PCI_BASE_ADDRESS_SPACE_IO, 1 },
  39. { PCI_BASE_ADDRESS_MEM_TYPE_32, MEM_TEXT_SIZE },
  40. { 0, 0 },
  41. { 0, 0 },
  42. { 0, 0 },
  43. { 0, 0 },
  44. };
  45. struct swap_case_priv {
  46. enum swap_case_op op;
  47. char mem_text[MEM_TEXT_SIZE];
  48. };
  49. static int sandbox_swap_case_get_devfn(struct udevice *dev)
  50. {
  51. struct pci_child_platdata *plat = dev_get_parent_platdata(dev);
  52. return plat->devfn;
  53. }
  54. static int sandbox_swap_case_read_config(struct udevice *emul, uint offset,
  55. ulong *valuep, enum pci_size_t size)
  56. {
  57. struct swap_case_platdata *plat = dev_get_platdata(emul);
  58. switch (offset) {
  59. case PCI_COMMAND:
  60. *valuep = plat->command;
  61. break;
  62. case PCI_HEADER_TYPE:
  63. *valuep = 0;
  64. break;
  65. case PCI_VENDOR_ID:
  66. *valuep = SANDBOX_PCI_VENDOR_ID;
  67. break;
  68. case PCI_DEVICE_ID:
  69. *valuep = SANDBOX_PCI_DEVICE_ID;
  70. break;
  71. case PCI_CLASS_DEVICE:
  72. if (size == PCI_SIZE_8) {
  73. *valuep = SANDBOX_PCI_CLASS_SUB_CODE;
  74. } else {
  75. *valuep = (SANDBOX_PCI_CLASS_CODE << 8) |
  76. SANDBOX_PCI_CLASS_SUB_CODE;
  77. }
  78. break;
  79. case PCI_CLASS_CODE:
  80. *valuep = SANDBOX_PCI_CLASS_CODE;
  81. break;
  82. case PCI_BASE_ADDRESS_0:
  83. case PCI_BASE_ADDRESS_1:
  84. case PCI_BASE_ADDRESS_2:
  85. case PCI_BASE_ADDRESS_3:
  86. case PCI_BASE_ADDRESS_4:
  87. case PCI_BASE_ADDRESS_5: {
  88. int barnum;
  89. u32 *bar, result;
  90. barnum = offset_to_barnum(offset);
  91. bar = &plat->bar[barnum];
  92. result = *bar;
  93. if (*bar == 0xffffffff) {
  94. if (barinfo[barnum].type) {
  95. result = (~(barinfo[barnum].size - 1) &
  96. PCI_BASE_ADDRESS_IO_MASK) |
  97. PCI_BASE_ADDRESS_SPACE_IO;
  98. } else {
  99. result = (~(barinfo[barnum].size - 1) &
  100. PCI_BASE_ADDRESS_MEM_MASK) |
  101. PCI_BASE_ADDRESS_MEM_TYPE_32;
  102. }
  103. }
  104. debug("r bar %d=%x\n", barnum, result);
  105. *valuep = result;
  106. break;
  107. }
  108. case PCI_CAPABILITY_LIST:
  109. *valuep = PCI_CAP_ID_PM_OFFSET;
  110. break;
  111. case PCI_CAP_ID_PM_OFFSET:
  112. *valuep = (PCI_CAP_ID_EXP_OFFSET << 8) | PCI_CAP_ID_PM;
  113. break;
  114. case PCI_CAP_ID_EXP_OFFSET:
  115. *valuep = (PCI_CAP_ID_MSIX_OFFSET << 8) | PCI_CAP_ID_EXP;
  116. break;
  117. case PCI_CAP_ID_MSIX_OFFSET:
  118. *valuep = PCI_CAP_ID_MSIX;
  119. break;
  120. case PCI_EXT_CAP_ID_ERR_OFFSET:
  121. *valuep = (PCI_EXT_CAP_ID_VC_OFFSET << 20) | PCI_EXT_CAP_ID_ERR;
  122. break;
  123. case PCI_EXT_CAP_ID_VC_OFFSET:
  124. *valuep = (PCI_EXT_CAP_ID_DSN_OFFSET << 20) | PCI_EXT_CAP_ID_VC;
  125. break;
  126. case PCI_EXT_CAP_ID_DSN_OFFSET:
  127. *valuep = PCI_EXT_CAP_ID_DSN;
  128. break;
  129. }
  130. return 0;
  131. }
  132. static int sandbox_swap_case_write_config(struct udevice *emul, uint offset,
  133. ulong value, enum pci_size_t size)
  134. {
  135. struct swap_case_platdata *plat = dev_get_platdata(emul);
  136. switch (offset) {
  137. case PCI_COMMAND:
  138. plat->command = value;
  139. break;
  140. case PCI_BASE_ADDRESS_0:
  141. case PCI_BASE_ADDRESS_1: {
  142. int barnum;
  143. u32 *bar;
  144. barnum = offset_to_barnum(offset);
  145. bar = &plat->bar[barnum];
  146. debug("w bar %d=%lx\n", barnum, value);
  147. *bar = value;
  148. /* space indicator (bit#0) is read-only */
  149. *bar |= barinfo[barnum].type;
  150. break;
  151. }
  152. }
  153. return 0;
  154. }
  155. static int sandbox_swap_case_find_bar(struct udevice *emul, unsigned int addr,
  156. int *barnump, unsigned int *offsetp)
  157. {
  158. struct swap_case_platdata *plat = dev_get_platdata(emul);
  159. int barnum;
  160. for (barnum = 0; barnum < ARRAY_SIZE(barinfo); barnum++) {
  161. unsigned int size = barinfo[barnum].size;
  162. u32 base = plat->bar[barnum] & ~PCI_BASE_ADDRESS_SPACE;
  163. if (addr >= base && addr < base + size) {
  164. *barnump = barnum;
  165. *offsetp = addr - base;
  166. return 0;
  167. }
  168. }
  169. *barnump = -1;
  170. return -ENOENT;
  171. }
  172. static void sandbox_swap_case_do_op(enum swap_case_op op, char *str, int len)
  173. {
  174. for (; len > 0; len--, str++) {
  175. switch (op) {
  176. case OP_TO_UPPER:
  177. *str = toupper(*str);
  178. break;
  179. case OP_TO_LOWER:
  180. *str = tolower(*str);
  181. break;
  182. case OP_SWAP:
  183. if (isupper(*str))
  184. *str = tolower(*str);
  185. else
  186. *str = toupper(*str);
  187. break;
  188. }
  189. }
  190. }
  191. int sandbox_swap_case_read_io(struct udevice *dev, unsigned int addr,
  192. ulong *valuep, enum pci_size_t size)
  193. {
  194. struct swap_case_priv *priv = dev_get_priv(dev);
  195. unsigned int offset;
  196. int barnum;
  197. int ret;
  198. ret = sandbox_swap_case_find_bar(dev, addr, &barnum, &offset);
  199. if (ret)
  200. return ret;
  201. if (barnum == 0 && offset == 0)
  202. *valuep = (*valuep & ~0xff) | priv->op;
  203. return 0;
  204. }
  205. int sandbox_swap_case_write_io(struct udevice *dev, unsigned int addr,
  206. ulong value, enum pci_size_t size)
  207. {
  208. struct swap_case_priv *priv = dev_get_priv(dev);
  209. unsigned int offset;
  210. int barnum;
  211. int ret;
  212. ret = sandbox_swap_case_find_bar(dev, addr, &barnum, &offset);
  213. if (ret)
  214. return ret;
  215. if (barnum == 0 && offset == 0)
  216. priv->op = value;
  217. return 0;
  218. }
  219. static int sandbox_swap_case_map_physmem(struct udevice *dev,
  220. phys_addr_t addr, unsigned long *lenp, void **ptrp)
  221. {
  222. struct swap_case_priv *priv = dev_get_priv(dev);
  223. unsigned int offset, avail;
  224. int barnum;
  225. int ret;
  226. ret = sandbox_swap_case_find_bar(dev, addr, &barnum, &offset);
  227. if (ret)
  228. return ret;
  229. if (barnum == 1) {
  230. *ptrp = priv->mem_text + offset;
  231. avail = barinfo[1].size - offset;
  232. if (avail > barinfo[1].size)
  233. *lenp = 0;
  234. else
  235. *lenp = min(*lenp, (ulong)avail);
  236. return 0;
  237. }
  238. return -ENOENT;
  239. }
  240. static int sandbox_swap_case_unmap_physmem(struct udevice *dev,
  241. const void *vaddr, unsigned long len)
  242. {
  243. struct swap_case_priv *priv = dev_get_priv(dev);
  244. sandbox_swap_case_do_op(priv->op, (void *)vaddr, len);
  245. return 0;
  246. }
  247. struct dm_pci_emul_ops sandbox_swap_case_emul_ops = {
  248. .get_devfn = sandbox_swap_case_get_devfn,
  249. .read_config = sandbox_swap_case_read_config,
  250. .write_config = sandbox_swap_case_write_config,
  251. .read_io = sandbox_swap_case_read_io,
  252. .write_io = sandbox_swap_case_write_io,
  253. .map_physmem = sandbox_swap_case_map_physmem,
  254. .unmap_physmem = sandbox_swap_case_unmap_physmem,
  255. };
  256. static const struct udevice_id sandbox_swap_case_ids[] = {
  257. { .compatible = "sandbox,swap-case" },
  258. { }
  259. };
  260. U_BOOT_DRIVER(sandbox_swap_case_emul) = {
  261. .name = "sandbox_swap_case_emul",
  262. .id = UCLASS_PCI_EMUL,
  263. .of_match = sandbox_swap_case_ids,
  264. .ops = &sandbox_swap_case_emul_ops,
  265. .priv_auto_alloc_size = sizeof(struct swap_case_priv),
  266. .platdata_auto_alloc_size = sizeof(struct swap_case_platdata),
  267. };
  268. static struct pci_device_id sandbox_swap_case_supported[] = {
  269. { PCI_VDEVICE(SANDBOX, SANDBOX_PCI_DEVICE_ID), SWAP_CASE_DRV_DATA },
  270. {},
  271. };
  272. U_BOOT_PCI_DEVICE(sandbox_swap_case_emul, sandbox_swap_case_supported);