atmel_usart.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * Copyright (C) 2004-2006 Atmel Corporation
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  17. */
  18. #include <common.h>
  19. #ifndef CONFIG_AT91_LEGACY
  20. #define CONFIG_AT91_LEGACY
  21. #warning Please update to use C structur SoC access !
  22. #endif
  23. #include <watchdog.h>
  24. #include <asm/io.h>
  25. #include <asm/arch/clk.h>
  26. #include <asm/arch/memory-map.h>
  27. #if defined(CONFIG_USART0)
  28. # define USART_ID 0
  29. # define USART_BASE USART0_BASE
  30. #elif defined(CONFIG_USART1)
  31. # define USART_ID 1
  32. # define USART_BASE USART1_BASE
  33. #elif defined(CONFIG_USART2)
  34. # define USART_ID 2
  35. # define USART_BASE USART2_BASE
  36. #elif defined(CONFIG_USART3)
  37. # define USART_ID 3
  38. # define USART_BASE USART3_BASE
  39. #endif
  40. #include "atmel_usart.h"
  41. DECLARE_GLOBAL_DATA_PTR;
  42. void serial_setbrg(void)
  43. {
  44. unsigned long divisor;
  45. unsigned long usart_hz;
  46. /*
  47. * Master Clock
  48. * Baud Rate = --------------
  49. * 16 * CD
  50. */
  51. usart_hz = get_usart_clk_rate(USART_ID);
  52. divisor = (usart_hz / 16 + gd->baudrate / 2) / gd->baudrate;
  53. usart3_writel(BRGR, USART3_BF(CD, divisor));
  54. }
  55. int serial_init(void)
  56. {
  57. usart3_writel(CR, USART3_BIT(RSTRX) | USART3_BIT(RSTTX));
  58. serial_setbrg();
  59. usart3_writel(CR, USART3_BIT(RXEN) | USART3_BIT(TXEN));
  60. usart3_writel(MR, (USART3_BF(USART_MODE, USART3_USART_MODE_NORMAL)
  61. | USART3_BF(USCLKS, USART3_USCLKS_MCK)
  62. | USART3_BF(CHRL, USART3_CHRL_8)
  63. | USART3_BF(PAR, USART3_PAR_NONE)
  64. | USART3_BF(NBSTOP, USART3_NBSTOP_1)));
  65. return 0;
  66. }
  67. void serial_putc(char c)
  68. {
  69. if (c == '\n')
  70. serial_putc('\r');
  71. while (!(usart3_readl(CSR) & USART3_BIT(TXRDY))) ;
  72. usart3_writel(THR, c);
  73. }
  74. void serial_puts(const char *s)
  75. {
  76. while (*s)
  77. serial_putc(*s++);
  78. }
  79. int serial_getc(void)
  80. {
  81. while (!(usart3_readl(CSR) & USART3_BIT(RXRDY)))
  82. WATCHDOG_RESET();
  83. return usart3_readl(RHR);
  84. }
  85. int serial_tstc(void)
  86. {
  87. return (usart3_readl(CSR) & USART3_BIT(RXRDY)) != 0;
  88. }