| .. |
|
Makefile
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_a38x.c
|
a4ca3799c2
drivers: squash lines for immediate return
|
8 years ago |
|
ddr3_a38x.h
|
544acb07ec
arm: mvebu: a38x: Remove unsupported topologies
|
9 years ago |
|
ddr3_a38x_mc_static.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_a38x_topology.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_a38x_training.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_debug.c
|
1b69ce2fc0
arm: mvebu: ddr3_debug: remove self assignments
|
7 years ago |
|
ddr3_hws_hw_training.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_hws_hw_training.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_hws_hw_training_def.h
|
a21b4f0f99
arm: mvebu: Fix SAR1_CPU_CORE_MASK
|
9 years ago |
|
ddr3_hws_sil_training.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_init.c
|
29b59353fe
arm: mvebu: a38x: Weed out floating point use
|
9 years ago |
|
ddr3_init.h
|
dbaf09590d
ddr: marvell: only assert M_ODT[0] on write for a single CS
|
7 years ago |
|
ddr3_logging_def.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_patterns_64bit.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_topology_def.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training.c
|
2efd27f76a
ddr: marvell: use correct TREFI value
|
7 years ago |
|
ddr3_training_bist.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_centralization.c
|
a21d6363cc
arm: mvebu: remove self assignment
|
7 years ago |
|
ddr3_training_db.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_hw_algo.c
|
8bddf678db
ddr: marvell: update additional ODT setting
|
7 years ago |
|
ddr3_training_hw_algo.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip.h
|
cdf1d240ba
arm: mvebu: ddr: Fix compilation warning
|
9 years ago |
|
ddr3_training_ip_bist.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_centralization.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_db.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_def.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_engine.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_engine.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_flow.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_pbs.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_prv_if.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_ip_static.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_leveling.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_leveling.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_pbs.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
ddr3_training_static.c
|
dbaf09590d
ddr: marvell: only assert M_ODT[0] on write for a single CS
|
7 years ago |
|
ddr_topology_def.h
|
90bcc3d38d
driver/ddr: Add support for setting timing in hws_topology_map
|
7 years ago |
|
ddr_training_ip_db.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
silicon_if.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
xor.c
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
xor.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
|
xor_regs.h
|
f1df936445
arm: mvebu: Add Armada 38x DDR3 training code from Marvell bin_hdr
|
9 years ago |
Chris Packham