123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117 |
- /*
- * Copyright 2015 Freescale Semiconductor, Inc.
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #include <common.h>
- #include <asm/io.h>
- #include <asm/errno.h>
- #include <asm/arch/fsl_serdes.h>
- #include <asm/arch/soc.h>
- #ifdef CONFIG_SYS_FSL_SRDS_1
- static u8 serdes1_prtcl_map[SERDES_PRCTL_COUNT];
- #endif
- int is_serdes_configured(enum srds_prtcl device)
- {
- int ret = 0;
- #ifdef CONFIG_SYS_FSL_SRDS_1
- ret |= serdes1_prtcl_map[device];
- #endif
- return !!ret;
- }
- int serdes_get_first_lane(u32 sd, enum srds_prtcl device)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- u32 cfg = gur_in32(&gur->rcwsr[4]);
- int i;
- switch (sd) {
- #ifdef CONFIG_SYS_FSL_SRDS_1
- case FSL_SRDS_1:
- cfg &= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK;
- cfg >>= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT;
- break;
- #endif
- default:
- printf("invalid SerDes%d\n", sd);
- break;
- }
- /* Is serdes enabled at all? */
- if (unlikely(cfg == 0))
- return -ENODEV;
- for (i = 0; i < SRDS_MAX_LANES; i++) {
- if (serdes_get_prtcl(sd, cfg, i) == device)
- return i;
- }
- return -ENODEV;
- }
- int get_serdes_protocol(void)
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- u32 cfg = gur_in32(&gur->rcwsr[4]) &
- FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK;
- cfg >>= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT;
- return cfg;
- }
- const char *serdes_clock_to_string(u32 clock)
- {
- switch (clock) {
- case SRDS_PLLCR0_RFCK_SEL_100:
- return "100";
- case SRDS_PLLCR0_RFCK_SEL_125:
- return "125";
- case SRDS_PLLCR0_RFCK_SEL_156_25:
- return "156.25";
- default:
- return "100";
- }
- }
- void serdes_init(u32 sd, u32 sd_addr, u32 sd_prctl_mask, u32 sd_prctl_shift,
- u8 serdes_prtcl_map[SERDES_PRCTL_COUNT])
- {
- struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
- u32 cfg;
- int lane;
- memset(serdes_prtcl_map, 0, sizeof(serdes_prtcl_map));
- cfg = gur_in32(&gur->rcwsr[4]) & sd_prctl_mask;
- cfg >>= sd_prctl_shift;
- printf("Using SERDES%d Protocol: %d (0x%x)\n", sd + 1, cfg, cfg);
- if (!is_serdes_prtcl_valid(sd, cfg))
- printf("SERDES%d[PRTCL] = 0x%x is not valid\n", sd + 1, cfg);
- for (lane = 0; lane < SRDS_MAX_LANES; lane++) {
- enum srds_prtcl lane_prtcl = serdes_get_prtcl(sd, cfg, lane);
- if (unlikely(lane_prtcl >= SERDES_PRCTL_COUNT))
- debug("Unknown SerDes lane protocol %d\n", lane_prtcl);
- else
- serdes_prtcl_map[lane_prtcl] = 1;
- }
- }
- void fsl_serdes_init(void)
- {
- #ifdef CONFIG_SYS_FSL_SRDS_1
- serdes_init(FSL_SRDS_1,
- CONFIG_SYS_FSL_SERDES_ADDR,
- FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK,
- FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT,
- serdes1_prtcl_map);
- #endif
- }
|