Home Explore Help
Sign In
coolsoul
/
u-boot
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 7a49ba6e5b
Branches Tags
u-boot
/
arch
/
arm
/
include
/
asm
/
arch-am33xx
/
hardware.h

hardware.h 2.3 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889 
  1. /*
    2. 

  2.  * hardware.h
    3. 

  3.  *
    4. 

  4.  * hardware specific header
    5. 

  5.  *
    6. 

  6.  * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or
    9. 

  9.  * modify it under the terms of the GNU General Public License as
    10. 

  10.  * published by the Free Software Foundation; either version 2 of
    11. 

  11.  * the License, or (at your option) any later version.
    12. 

  12.  *
    13. 

  13.  * This program is distributed in the hope that it will be useful,
    14. 

  14.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    15. 

  15.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE.  See the
    16. 

  16.  * GNU General Public License for more details.
    17. 

  17.  */
    18. 

  18. 

  19. #ifndef __AM33XX_HARDWARE_H
    20. 

  20. #define __AM33XX_HARDWARE_H
    21. 

  21. 

  22. #include <config.h>
    23. 

  23. #include <asm/arch/omap.h>
    24. 

  24. #ifdef CONFIG_AM33XX
    25. 

  25. #include <asm/arch/hardware_am33xx.h>
    26. 

  26. #elif defined(CONFIG_TI814X)
    27. 

  27. #include <asm/arch/hardware_ti814x.h>
    28. 

  28. #endif
    29. 

  29. 

  30. /*
    31. 

  31.  * Common hardware definitions
    32. 

  32.  */
    33. 

  33. 

  34. /* DM Timer base addresses */
    35. 

  35. #define DM_TIMER0_BASE			0x4802C000
    36. 

  36. #define DM_TIMER1_BASE			0x4802E000
    37. 

  37. #define DM_TIMER2_BASE			0x48040000
    38. 

  38. #define DM_TIMER3_BASE			0x48042000
    39. 

  39. #define DM_TIMER4_BASE			0x48044000
    40. 

  40. #define DM_TIMER5_BASE			0x48046000
    41. 

  41. #define DM_TIMER6_BASE			0x48048000
    42. 

  42. #define DM_TIMER7_BASE			0x4804A000
    43. 

  43. 

  44. /* GPIO Base address */
    45. 

  45. #define GPIO0_BASE			0x48032000
    46. 

  46. #define GPIO1_BASE			0x4804C000
    47. 

  47. 

  48. /* BCH Error Location Module */
    49. 

  49. #define ELM_BASE			0x48080000
    50. 

  50. 

  51. /* EMIF Base address */
    52. 

  52. #define EMIF4_0_CFG_BASE		0x4C000000
    53. 

  53. #define EMIF4_1_CFG_BASE		0x4D000000
    54. 

  54. 

  55. /* PLL related registers */
    56. 

  56. #define CM_PER				0x44E00000
    57. 

  57. #define CM_WKUP				0x44E00400
    58. 

  58. #define CM_DPLL				0x44E00500
    59. 

  59. #define CM_DEVICE			0x44E00700
    60. 

  60. #define CM_RTC				0x44E00800
    61. 

  61. #define CM_CEFUSE			0x44E00A00
    62. 

  62. #define PRM_DEVICE			0x44E00F00
    63. 

  63. 

  64. /* VTP Base address */
    65. 

  65. #define VTP1_CTRL_ADDR			0x48140E10
    66. 

  66. 

  67. /* DDR Base address */
    68. 

  68. #define DDR_CTRL_ADDR			0x44E10E04
    69. 

  69. #define DDR_CONTROL_BASE_ADDR		0x44E11404
    70. 

  70. #define DDR_PHY_CMD_ADDR2		0x47C0C800
    71. 

  71. #define DDR_PHY_DATA_ADDR2		0x47C0C8C8
    72. 

  72. 

  73. /* UART */
    74. 

  74. #define DEFAULT_UART_BASE		UART0_BASE
    75. 

  75. 

  76. #define DDRPHY_0_CONFIG_BASE		(CTRL_BASE + 0x1400)
    77. 

  77. #define DDRPHY_CONFIG_BASE		DDRPHY_0_CONFIG_BASE
    78. 

  78. 

  79. /* GPMC Base address */
    80. 

  80. #define GPMC_BASE			0x50000000
    81. 

  81. 

  82. /* CPSW Config space */
    83. 

  83. #define CPSW_BASE			0x4A100000
    84. 

  84. 

  85. /* OTG */
    86. 

  86. #define USB0_OTG_BASE			0x47401000
    87. 

  87. #define USB1_OTG_BASE			0x47401800
    88. 

  88. 

  89. #endif /* __AM33XX_HARDWARE_H */
    90.