board.c 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /*
  2. * (C) Copyright 2015 Google, Inc
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <clk.h>
  8. #include <dm.h>
  9. #include <ram.h>
  10. #include <asm/io.h>
  11. DECLARE_GLOBAL_DATA_PTR;
  12. int board_init(void)
  13. {
  14. return 0;
  15. }
  16. int dram_init(void)
  17. {
  18. struct ram_info ram;
  19. struct udevice *dev;
  20. int ret;
  21. ret = uclass_get_device(UCLASS_RAM, 0, &dev);
  22. if (ret) {
  23. debug("DRAM init failed: %d\n", ret);
  24. return ret;
  25. }
  26. ret = ram_get_info(dev, &ram);
  27. if (ret) {
  28. debug("Cannot get DRAM size: %d\n", ret);
  29. return ret;
  30. }
  31. debug("SDRAM base=%lx, size=%x\n", ram.base, ram.size);
  32. gd->ram_size = ram.size;
  33. return 0;
  34. }
  35. #ifndef CONFIG_SYS_DCACHE_OFF
  36. void enable_caches(void)
  37. {
  38. /* Enable D-cache. I-cache is already enabled in start.S */
  39. dcache_enable();
  40. }
  41. #endif
  42. void lowlevel_init(void)
  43. {
  44. }
  45. static int do_clock(cmd_tbl_t *cmdtp, int flag, int argc,
  46. char * const argv[])
  47. {
  48. struct udevice *dev;
  49. for (uclass_first_device(UCLASS_CLK, &dev);
  50. dev;
  51. uclass_next_device(&dev)) {
  52. ulong rate;
  53. rate = clk_get_rate(dev);
  54. printf("%s: %lu\n", dev->name, rate);
  55. }
  56. return 0;
  57. }
  58. U_BOOT_CMD(
  59. clock, 2, 1, do_clock,
  60. "display information about clocks",
  61. ""
  62. );