serial.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443
  1. /*
  2. * (C) Copyright 2000 - 2010
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. *
  7. * Based ont the MPC5200 PSC driver.
  8. * Adapted for MPC512x by Jan Wrobel <wrr@semihalf.com>
  9. */
  10. /*
  11. * Minimal serial functions needed to use one of the PSC ports
  12. * as serial console interface.
  13. */
  14. #include <common.h>
  15. #include <linux/compiler.h>
  16. #include <asm/io.h>
  17. #include <asm/processor.h>
  18. #include <serial.h>
  19. DECLARE_GLOBAL_DATA_PTR;
  20. #if defined(CONFIG_PSC_CONSOLE)
  21. static void fifo_init (volatile psc512x_t *psc)
  22. {
  23. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  24. u32 tfsize, rfsize;
  25. /* reset Rx & Tx fifo slice */
  26. out_be32(&psc->rfcmd, PSC_FIFO_RESET_SLICE);
  27. out_be32(&psc->tfcmd, PSC_FIFO_RESET_SLICE);
  28. /* disable Tx & Rx FIFO interrupts */
  29. out_be32(&psc->rfintmask, 0);
  30. out_be32(&psc->tfintmask, 0);
  31. switch (((u32)psc & 0xf00) >> 8) {
  32. case 0:
  33. tfsize = FIFOC_PSC0_TX_SIZE | (FIFOC_PSC0_TX_ADDR << 16);
  34. rfsize = FIFOC_PSC0_RX_SIZE | (FIFOC_PSC0_RX_ADDR << 16);
  35. break;
  36. case 1:
  37. tfsize = FIFOC_PSC1_TX_SIZE | (FIFOC_PSC1_TX_ADDR << 16);
  38. rfsize = FIFOC_PSC1_RX_SIZE | (FIFOC_PSC1_RX_ADDR << 16);
  39. break;
  40. case 2:
  41. tfsize = FIFOC_PSC2_TX_SIZE | (FIFOC_PSC2_TX_ADDR << 16);
  42. rfsize = FIFOC_PSC2_RX_SIZE | (FIFOC_PSC2_RX_ADDR << 16);
  43. break;
  44. case 3:
  45. tfsize = FIFOC_PSC3_TX_SIZE | (FIFOC_PSC3_TX_ADDR << 16);
  46. rfsize = FIFOC_PSC3_RX_SIZE | (FIFOC_PSC3_RX_ADDR << 16);
  47. break;
  48. case 4:
  49. tfsize = FIFOC_PSC4_TX_SIZE | (FIFOC_PSC4_TX_ADDR << 16);
  50. rfsize = FIFOC_PSC4_RX_SIZE | (FIFOC_PSC4_RX_ADDR << 16);
  51. break;
  52. case 5:
  53. tfsize = FIFOC_PSC5_TX_SIZE | (FIFOC_PSC5_TX_ADDR << 16);
  54. rfsize = FIFOC_PSC5_RX_SIZE | (FIFOC_PSC5_RX_ADDR << 16);
  55. break;
  56. case 6:
  57. tfsize = FIFOC_PSC6_TX_SIZE | (FIFOC_PSC6_TX_ADDR << 16);
  58. rfsize = FIFOC_PSC6_RX_SIZE | (FIFOC_PSC6_RX_ADDR << 16);
  59. break;
  60. case 7:
  61. tfsize = FIFOC_PSC7_TX_SIZE | (FIFOC_PSC7_TX_ADDR << 16);
  62. rfsize = FIFOC_PSC7_RX_SIZE | (FIFOC_PSC7_RX_ADDR << 16);
  63. break;
  64. case 8:
  65. tfsize = FIFOC_PSC8_TX_SIZE | (FIFOC_PSC8_TX_ADDR << 16);
  66. rfsize = FIFOC_PSC8_RX_SIZE | (FIFOC_PSC8_RX_ADDR << 16);
  67. break;
  68. case 9:
  69. tfsize = FIFOC_PSC9_TX_SIZE | (FIFOC_PSC9_TX_ADDR << 16);
  70. rfsize = FIFOC_PSC9_RX_SIZE | (FIFOC_PSC9_RX_ADDR << 16);
  71. break;
  72. case 10:
  73. tfsize = FIFOC_PSC10_TX_SIZE | (FIFOC_PSC10_TX_ADDR << 16);
  74. rfsize = FIFOC_PSC10_RX_SIZE | (FIFOC_PSC10_RX_ADDR << 16);
  75. break;
  76. case 11:
  77. tfsize = FIFOC_PSC11_TX_SIZE | (FIFOC_PSC11_TX_ADDR << 16);
  78. rfsize = FIFOC_PSC11_RX_SIZE | (FIFOC_PSC11_RX_ADDR << 16);
  79. break;
  80. default:
  81. return;
  82. }
  83. out_be32(&psc->tfsize, tfsize);
  84. out_be32(&psc->rfsize, rfsize);
  85. /* enable Tx & Rx FIFO slice */
  86. out_be32(&psc->rfcmd, PSC_FIFO_ENABLE_SLICE);
  87. out_be32(&psc->tfcmd, PSC_FIFO_ENABLE_SLICE);
  88. out_be32(&im->fifoc.fifoc_cmd, FIFOC_DISABLE_CLOCK_GATE);
  89. __asm__ volatile ("sync");
  90. }
  91. void serial_setbrg_dev(unsigned int idx)
  92. {
  93. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  94. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  95. unsigned long baseclk, div;
  96. unsigned long baudrate;
  97. char buf[16];
  98. char *br_env;
  99. baudrate = gd->baudrate;
  100. if (idx != CONFIG_PSC_CONSOLE) {
  101. /* Allows setting baudrate for other serial devices
  102. * on PSCx using environment. If not specified, use
  103. * the same baudrate as for console.
  104. */
  105. sprintf(buf, "psc%d_baudrate", idx);
  106. br_env = getenv(buf);
  107. if (br_env)
  108. baudrate = simple_strtoul(br_env, NULL, 10);
  109. debug("%s: idx %d, baudrate %ld\n", __func__, idx, baudrate);
  110. }
  111. /* calculate divisor for setting PSC CTUR and CTLR registers */
  112. baseclk = (gd->arch.ips_clk + 8) / 16;
  113. div = (baseclk + (baudrate / 2)) / baudrate;
  114. out_8(&psc->ctur, (div >> 8) & 0xff);
  115. out_8(&psc->ctlr, div & 0xff); /* set baudrate */
  116. }
  117. int serial_init_dev(unsigned int idx)
  118. {
  119. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  120. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  121. u32 reg;
  122. reg = in_be32(&im->clk.sccr[0]);
  123. out_be32(&im->clk.sccr[0], reg | CLOCK_SCCR1_PSC_EN(idx));
  124. fifo_init (psc);
  125. /* set MR register to point to MR1 */
  126. out_8(&psc->command, PSC_SEL_MODE_REG_1);
  127. /* disable Tx/Rx */
  128. out_8(&psc->command, PSC_TX_DISABLE | PSC_RX_DISABLE);
  129. /* choose the prescaler by 16 for the Tx/Rx clock generation */
  130. out_be16(&psc->psc_clock_select, 0xdd00);
  131. /* switch to UART mode */
  132. out_be32(&psc->sicr, 0);
  133. /* mode register points to mr1 */
  134. /* configure parity, bit length and so on in mode register 1*/
  135. out_8(&psc->mode, PSC_MODE_8_BITS | PSC_MODE_PARNONE);
  136. /* now, mode register points to mr2 */
  137. out_8(&psc->mode, PSC_MODE_1_STOPBIT);
  138. /* set baudrate */
  139. serial_setbrg_dev(idx);
  140. /* disable all interrupts */
  141. out_be16(&psc->psc_imr, 0);
  142. /* reset and enable Rx/Tx */
  143. out_8(&psc->command, PSC_RST_RX);
  144. out_8(&psc->command, PSC_RST_TX);
  145. out_8(&psc->command, PSC_RX_ENABLE | PSC_TX_ENABLE);
  146. return 0;
  147. }
  148. int serial_uninit_dev(unsigned int idx)
  149. {
  150. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  151. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  152. u32 reg;
  153. out_8(&psc->command, PSC_RX_DISABLE | PSC_TX_DISABLE);
  154. reg = in_be32(&im->clk.sccr[0]);
  155. reg &= ~CLOCK_SCCR1_PSC_EN(idx);
  156. out_be32(&im->clk.sccr[0], reg);
  157. return 0;
  158. }
  159. void serial_putc_dev(unsigned int idx, const char c)
  160. {
  161. volatile immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
  162. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  163. if (c == '\n')
  164. serial_putc_dev(idx, '\r');
  165. /* Wait for last character to go. */
  166. while (!(in_be16(&psc->psc_status) & PSC_SR_TXEMP))
  167. ;
  168. out_8(&psc->tfdata_8, c);
  169. }
  170. void serial_putc_raw_dev(unsigned int idx, const char c)
  171. {
  172. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  173. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  174. /* Wait for last character to go. */
  175. while (!(in_be16(&psc->psc_status) & PSC_SR_TXEMP))
  176. ;
  177. out_8(&psc->tfdata_8, c);
  178. }
  179. void serial_puts_dev(unsigned int idx, const char *s)
  180. {
  181. while (*s)
  182. serial_putc_dev(idx, *s++);
  183. }
  184. int serial_getc_dev(unsigned int idx)
  185. {
  186. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  187. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  188. /* Wait for a character to arrive. */
  189. while (in_be32(&psc->rfstat) & PSC_FIFO_EMPTY)
  190. ;
  191. return in_8(&psc->rfdata_8);
  192. }
  193. int serial_tstc_dev(unsigned int idx)
  194. {
  195. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  196. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  197. return !(in_be32(&psc->rfstat) & PSC_FIFO_EMPTY);
  198. }
  199. void serial_setrts_dev(unsigned int idx, int s)
  200. {
  201. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  202. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  203. if (s) {
  204. /* Assert RTS (become LOW) */
  205. out_8(&psc->op1, 0x1);
  206. }
  207. else {
  208. /* Negate RTS (become HIGH) */
  209. out_8(&psc->op0, 0x1);
  210. }
  211. }
  212. int serial_getcts_dev(unsigned int idx)
  213. {
  214. volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  215. volatile psc512x_t *psc = (psc512x_t *) &im->psc[idx];
  216. return (in_8(&psc->ip) & 0x1) ? 0 : 1;
  217. }
  218. #endif /* CONFIG_PSC_CONSOLE */
  219. #define DECLARE_PSC_SERIAL_FUNCTIONS(port) \
  220. int serial##port##_init(void) \
  221. { \
  222. return serial_init_dev(port); \
  223. } \
  224. int serial##port##_uninit(void) \
  225. { \
  226. return serial_uninit_dev(port); \
  227. } \
  228. void serial##port##_setbrg(void) \
  229. { \
  230. serial_setbrg_dev(port); \
  231. } \
  232. int serial##port##_getc(void) \
  233. { \
  234. return serial_getc_dev(port); \
  235. } \
  236. int serial##port##_tstc(void) \
  237. { \
  238. return serial_tstc_dev(port); \
  239. } \
  240. void serial##port##_putc(const char c) \
  241. { \
  242. serial_putc_dev(port, c); \
  243. } \
  244. void serial##port##_puts(const char *s) \
  245. { \
  246. serial_puts_dev(port, s); \
  247. }
  248. #define INIT_PSC_SERIAL_STRUCTURE(port, __name) { \
  249. .name = __name, \
  250. .start = serial##port##_init, \
  251. .stop = serial##port##_uninit, \
  252. .setbrg = serial##port##_setbrg, \
  253. .getc = serial##port##_getc, \
  254. .tstc = serial##port##_tstc, \
  255. .putc = serial##port##_putc, \
  256. .puts = serial##port##_puts, \
  257. }
  258. #if defined(CONFIG_SYS_PSC1)
  259. DECLARE_PSC_SERIAL_FUNCTIONS(1);
  260. struct serial_device serial1_device =
  261. INIT_PSC_SERIAL_STRUCTURE(1, "psc1");
  262. #endif
  263. #if defined(CONFIG_SYS_PSC3)
  264. DECLARE_PSC_SERIAL_FUNCTIONS(3);
  265. struct serial_device serial3_device =
  266. INIT_PSC_SERIAL_STRUCTURE(3, "psc3");
  267. #endif
  268. #if defined(CONFIG_SYS_PSC4)
  269. DECLARE_PSC_SERIAL_FUNCTIONS(4);
  270. struct serial_device serial4_device =
  271. INIT_PSC_SERIAL_STRUCTURE(4, "psc4");
  272. #endif
  273. #if defined(CONFIG_SYS_PSC6)
  274. DECLARE_PSC_SERIAL_FUNCTIONS(6);
  275. struct serial_device serial6_device =
  276. INIT_PSC_SERIAL_STRUCTURE(6, "psc6");
  277. #endif
  278. __weak struct serial_device *default_serial_console(void)
  279. {
  280. #if (CONFIG_PSC_CONSOLE == 3)
  281. return &serial3_device;
  282. #elif (CONFIG_PSC_CONSOLE == 6)
  283. return &serial6_device;
  284. #else
  285. #error "invalid CONFIG_PSC_CONSOLE"
  286. #endif
  287. }
  288. void mpc512x_serial_initialize(void)
  289. {
  290. #if defined(CONFIG_SYS_PSC1)
  291. serial_register(&serial1_device);
  292. #endif
  293. #if defined(CONFIG_SYS_PSC3)
  294. serial_register(&serial3_device);
  295. #endif
  296. #if defined(CONFIG_SYS_PSC4)
  297. serial_register(&serial4_device);
  298. #endif
  299. #if defined(CONFIG_SYS_PSC6)
  300. serial_register(&serial6_device);
  301. #endif
  302. }
  303. #include <stdio_dev.h>
  304. /*
  305. * Routines for communication with serial devices over PSC
  306. */
  307. /* Bitfield for initialized PSCs */
  308. static unsigned int initialized;
  309. struct stdio_dev *open_port(int num, int baudrate)
  310. {
  311. struct stdio_dev *port;
  312. char env_var[16];
  313. char env_val[10];
  314. char name[7];
  315. if (num < 0 || num > 11)
  316. return NULL;
  317. sprintf(name, "psc%d", num);
  318. port = stdio_get_by_name(name);
  319. if (!port)
  320. return NULL;
  321. if (!test_bit(num, &initialized)) {
  322. sprintf(env_var, "psc%d_baudrate", num);
  323. sprintf(env_val, "%d", baudrate);
  324. setenv(env_var, env_val);
  325. if (port->start(port))
  326. return NULL;
  327. set_bit(num, &initialized);
  328. }
  329. return port;
  330. }
  331. int close_port(int num)
  332. {
  333. struct stdio_dev *port;
  334. int ret;
  335. char name[7];
  336. if (num < 0 || num > 11)
  337. return -1;
  338. sprintf(name, "psc%d", num);
  339. port = stdio_get_by_name(name);
  340. if (!port)
  341. return -1;
  342. ret = port->stop(port);
  343. clear_bit(num, &initialized);
  344. return ret;
  345. }
  346. int write_port(struct stdio_dev *port, char *buf)
  347. {
  348. if (!port || !buf)
  349. return -1;
  350. port->puts(port, buf);
  351. return 0;
  352. }
  353. int read_port(struct stdio_dev *port, char *buf, int size)
  354. {
  355. int cnt = 0;
  356. if (!port || !buf)
  357. return -1;
  358. if (!size)
  359. return 0;
  360. while (port->tstc(port)) {
  361. buf[cnt++] = port->getc(port);
  362. if (cnt > size)
  363. break;
  364. }
  365. return cnt;
  366. }