mvebu_gpio.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /*
  2. * Copyright (C) 2016 Stefan Roese <sr@denx.de>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <asm/gpio.h>
  9. #include <asm/io.h>
  10. #include <errno.h>
  11. DECLARE_GLOBAL_DATA_PTR;
  12. #define MVEBU_GPIOS_PER_BANK 32
  13. struct mvebu_gpio_regs {
  14. u32 data_out;
  15. u32 io_conf;
  16. u32 blink_en;
  17. u32 in_pol;
  18. u32 data_in;
  19. };
  20. struct mvebu_gpio_priv {
  21. struct mvebu_gpio_regs *regs;
  22. char name[2];
  23. };
  24. static int mvebu_gpio_direction_input(struct udevice *dev, unsigned int gpio)
  25. {
  26. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  27. struct mvebu_gpio_regs *regs = priv->regs;
  28. setbits_le32(&regs->io_conf, BIT(gpio));
  29. return 0;
  30. }
  31. static int mvebu_gpio_direction_output(struct udevice *dev, unsigned gpio,
  32. int value)
  33. {
  34. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  35. struct mvebu_gpio_regs *regs = priv->regs;
  36. clrbits_le32(&regs->io_conf, BIT(gpio));
  37. return 0;
  38. }
  39. static int mvebu_gpio_get_function(struct udevice *dev, unsigned gpio)
  40. {
  41. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  42. struct mvebu_gpio_regs *regs = priv->regs;
  43. u32 val;
  44. val = readl(&regs->io_conf) & BIT(gpio);
  45. if (val)
  46. return GPIOF_INPUT;
  47. else
  48. return GPIOF_OUTPUT;
  49. }
  50. static int mvebu_gpio_set_value(struct udevice *dev, unsigned gpio,
  51. int value)
  52. {
  53. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  54. struct mvebu_gpio_regs *regs = priv->regs;
  55. if (value)
  56. setbits_le32(&regs->data_out, BIT(gpio));
  57. else
  58. clrbits_le32(&regs->data_out, BIT(gpio));
  59. return 0;
  60. }
  61. static int mvebu_gpio_get_value(struct udevice *dev, unsigned gpio)
  62. {
  63. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  64. struct mvebu_gpio_regs *regs = priv->regs;
  65. return !!(readl(&regs->data_in) & BIT(gpio));
  66. }
  67. static int mvebu_gpio_probe(struct udevice *dev)
  68. {
  69. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  70. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  71. priv->regs = (struct mvebu_gpio_regs *)dev_get_addr(dev);
  72. uc_priv->gpio_count = MVEBU_GPIOS_PER_BANK;
  73. priv->name[0] = 'A' + dev->req_seq;
  74. uc_priv->bank_name = priv->name;
  75. return 0;
  76. }
  77. static const struct dm_gpio_ops mvebu_gpio_ops = {
  78. .direction_input = mvebu_gpio_direction_input,
  79. .direction_output = mvebu_gpio_direction_output,
  80. .get_function = mvebu_gpio_get_function,
  81. .get_value = mvebu_gpio_get_value,
  82. .set_value = mvebu_gpio_set_value,
  83. };
  84. static const struct udevice_id mvebu_gpio_ids[] = {
  85. { .compatible = "marvell,orion-gpio" },
  86. { }
  87. };
  88. U_BOOT_DRIVER(gpio_mvebu) = {
  89. .name = "gpio_mvebu",
  90. .id = UCLASS_GPIO,
  91. .of_match = mvebu_gpio_ids,
  92. .ops = &mvebu_gpio_ops,
  93. .probe = mvebu_gpio_probe,
  94. .priv_auto_alloc_size = sizeof(struct mvebu_gpio_priv),
  95. };