Inicio Explorar Ayuda
Iniciar sesión
coolsoul
/
u-boot
1
0
Fork 0
Archivos Incidencias 0 Pull Requests 0 Wiki
Árbol: 6f6b7cfa89
Ramas Etiquetas
u-boot
/
arch
/
arm
/
include
/
asm
/
arch-lpc32xx
/
config.h

config.h 2.2 KB
Histórico Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980 
  1. /*
    2. 

  2.  * Common definitions for LPC32XX board configurations
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
    5. 

  5.  *
    6. 

  6.  * SPDX-License-Identifier:	GPL-2.0+
    7. 

  7.  */
    8. 

  8. 

  9. #ifndef _LPC32XX_CONFIG_H
    10. 

  10. #define _LPC32XX_CONFIG_H
    11. 

  11. 

  12. 

  13. /* Basic CPU architecture */
    14. 

  14. #define CONFIG_ARCH_CPU_INIT
    15. 

  15. 

  16. #define CONFIG_NR_DRAM_BANKS_MAX	2
    17. 

  17. 

  18. /* UART configuration */
    19. 

  19. #if	(CONFIG_SYS_LPC32XX_UART == 1) || (CONFIG_SYS_LPC32XX_UART == 2) || \
    20. 

  20. 	(CONFIG_SYS_LPC32XX_UART == 7)
    21. 

  21. #if !defined(CONFIG_LPC32XX_HSUART)
    22. 

  22. #define CONFIG_LPC32XX_HSUART
    23. 

  23. #endif
    24. 

  24. #endif
    25. 

  25. 

  26. #if !defined(CONFIG_SYS_NS16550_CLK)
    27. 

  27. #define CONFIG_SYS_NS16550_CLK		13000000
    28. 

  28. #endif
    29. 

  29. 

  30. #define CONFIG_SYS_BAUDRATE_TABLE	\
    31. 

  31. 		{ 9600, 19200, 38400, 57600, 115200, 230400, 460800 }
    32. 

  32. 

  33. /* Ethernet */
    34. 

  34. #define LPC32XX_ETH_BASE ETHERNET_BASE
    35. 

  35. 

  36. /* NAND */
    37. 

  37. #if defined(CONFIG_NAND_LPC32XX_SLC)
    38. 

  38. #define NAND_LARGE_BLOCK_PAGE_SIZE	0x800
    39. 

  39. #define NAND_SMALL_BLOCK_PAGE_SIZE	0x200
    40. 

  40. 

  41. #if !defined(CONFIG_SYS_NAND_PAGE_SIZE)
    42. 

  42. #define CONFIG_SYS_NAND_PAGE_SIZE	NAND_LARGE_BLOCK_PAGE_SIZE
    43. 

  43. #endif
    44. 

  44. 

  45. #if (CONFIG_SYS_NAND_PAGE_SIZE == NAND_LARGE_BLOCK_PAGE_SIZE)
    46. 

  46. #define CONFIG_SYS_NAND_OOBSIZE		64
    47. 

  47. #define CONFIG_SYS_NAND_ECCPOS		{ 40, 41, 42, 43, 44, 45, 46, 47, \
    48. 

  48. 					  48, 49, 50, 51, 52, 53, 54, 55, \
    49. 

  49. 					  56, 57, 58, 59, 60, 61, 62, 63, }
    50. 

  50. #define CONFIG_SYS_NAND_BAD_BLOCK_POS	NAND_LARGE_BADBLOCK_POS
    51. 

  51. #elif (CONFIG_SYS_NAND_PAGE_SIZE == NAND_SMALL_BLOCK_PAGE_SIZE)
    52. 

  52. #define CONFIG_SYS_NAND_OOBSIZE		16
    53. 

  53. #define CONFIG_SYS_NAND_ECCPOS		{ 10, 11, 12, 13, 14, 15, }
    54. 

  54. #define CONFIG_SYS_NAND_BAD_BLOCK_POS	0
    55. 

  55. #else
    56. 

  56. #error "CONFIG_SYS_NAND_PAGE_SIZE set to an invalid value"
    57. 

  57. #endif
    58. 

  58. 

  59. #define CONFIG_SYS_NAND_ECCSIZE		0x100
    60. 

  60. #define CONFIG_SYS_NAND_ECCBYTES	3
    61. 

  61. #define CONFIG_SYS_NAND_PAGE_COUNT	(CONFIG_SYS_NAND_BLOCK_SIZE / \
    62. 

  62. 						CONFIG_SYS_NAND_PAGE_SIZE)
    63. 

  63. #endif	/* CONFIG_NAND_LPC32XX_SLC */
    64. 

  64. 

  65. /* NOR Flash */
    66. 

  66. #if defined(CONFIG_SYS_FLASH_CFI)
    67. 

  67. #define CONFIG_FLASH_CFI_DRIVER
    68. 

  68. #define CONFIG_SYS_FLASH_PROTECTION
    69. 

  69. #endif
    70. 

  70. 

  71. /* USB OHCI */
    72. 

  72. #if defined(CONFIG_USB_OHCI_LPC32XX)
    73. 

  73. #define CONFIG_USB_OHCI_NEW
    74. 

  74. #define CONFIG_SYS_USB_OHCI_CPU_INIT
    75. 

  75. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS	1
    76. 

  76. #define CONFIG_SYS_USB_OHCI_REGS_BASE		USB_BASE
    77. 

  77. #define CONFIG_SYS_USB_OHCI_SLOT_NAME		"lpc32xx-ohci"
    78. 

  78. #endif
    79. 

  79. 

  80. #endif /* _LPC32XX_CONFIG_H */
    81.