README.uniphier 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. U-Boot for UniPhier SoC family
  2. ==============================
  3. Tested toolchains
  4. -----------------
  5. (a) Ubuntu packages (CROSS_COMPILE=arm-linux-gnueabi-)
  6. If you are building U-Boot on Ubuntu, its standard package is recommended.
  7. You can install it as follows:
  8. $ sudo apt-get install gcc-arm-linux-gnueabi-
  9. (b) Linaro compilers (CROSS_COMPILE=arm-linux-gnueabihf-)
  10. You can download pre-built toolchains from:
  11. http://www.linaro.org/downloads/
  12. (c) kernel.org compilers (CROSS_COMPILE=arm-unknown-linux-gnueabi-)
  13. You can download pre-built toolchains from:
  14. ftp://www.kernel.org/pub/tools/crosstool/files/bin/
  15. Compile the source
  16. ------------------
  17. PH1-Pro4:
  18. $ make ph1_pro4_defconfig
  19. $ make CROSS_COMPILE=arm-linux-gnueabi-
  20. PH1-LD4:
  21. $ make ph1_ld4_defconfig
  22. $ make CROSS_COMPILE=arm-linux-gnueabi-
  23. PH1-sLD8:
  24. $ make ph1_sld8_defconfig
  25. $ make CROSS_COMPILE=arm-linux-gnueabi-
  26. You may wish to change the "CROSS_COMPILE=arm-linux-gnueabi-"
  27. to use your favorite compiler.
  28. Burn U-Boot images to NAND
  29. --------------------------
  30. Write two files to the NAND device as follows:
  31. - spl/u-boot-spl.bin at the offset address 0x00000000
  32. - u-boot-dtb.img at the offset address 0x00010000
  33. If a TFTP server is available, the images can be easily updated.
  34. Just copy the u-boot-spl.bin and u-boot-dtb.img to the TFTP public directory,
  35. and then run the following command at the U-Boot command line:
  36. => run nandupdate
  37. UniPhier specific commands
  38. --------------------------
  39. - pinmon (enabled by CONFIG_CMD_PINMON)
  40. shows the boot mode pins that has been latched at the power-on reset
  41. - ddrphy (enabled by CONFIG_CMD_DDRPHY_DUMP)
  42. shows the DDR PHY parameters set by the PHY training
  43. Supported devices
  44. -----------------
  45. - UART (on-chip)
  46. - NAND
  47. - USB 2.0 (EHCI)
  48. - USB 3.0 (xHCI)
  49. - LAN (on-board SMSC9118)
  50. - I2C
  51. - EEPROM (connected to the on-board I2C bus)
  52. - Support card (SRAM, NOR flash, some peripherals)
  53. --
  54. Masahiro Yamada <yamada.m@jp.panasonic.com>
  55. Feb. 2015