uniphier-ph1-ld4.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /*
  2. * Device Tree Source for UniPhier PH1-LD4 SoC
  3. *
  4. * Copyright (C) 2014-2015 Panasonic Corporation
  5. * Copyright (C) 2015 Socionext Inc.
  6. * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. compatible = "socionext,ph1-ld4";
  13. cpus {
  14. #address-cells = <1>;
  15. #size-cells = <0>;
  16. cpu@0 {
  17. device_type = "cpu";
  18. compatible = "arm,cortex-a9";
  19. reg = <0>;
  20. };
  21. };
  22. soc {
  23. compatible = "simple-bus";
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. ranges;
  27. uart0: serial@54006800 {
  28. compatible = "socionext,uniphier-uart";
  29. status = "disabled";
  30. reg = <0x54006800 0x20>;
  31. clock-frequency = <36864000>;
  32. };
  33. uart1: serial@54006900 {
  34. compatible = "socionext,uniphier-uart";
  35. status = "disabled";
  36. reg = <0x54006900 0x20>;
  37. clock-frequency = <36864000>;
  38. };
  39. uart2: serial@54006a00 {
  40. compatible = "socionext,uniphier-uart";
  41. status = "disabled";
  42. reg = <0x54006a00 0x20>;
  43. clock-frequency = <36864000>;
  44. };
  45. uart3: serial@54006b00 {
  46. compatible = "socionext,uniphier-uart";
  47. status = "disabled";
  48. reg = <0x54006b00 0x20>;
  49. clock-frequency = <36864000>;
  50. };
  51. i2c0: i2c@58400000 {
  52. compatible = "socionext,uniphier-i2c";
  53. #address-cells = <1>;
  54. #size-cells = <0>;
  55. reg = <0x58400000 0x40>;
  56. clock-frequency = <100000>;
  57. status = "disabled";
  58. };
  59. i2c1: i2c@58480000 {
  60. compatible = "socionext,uniphier-i2c";
  61. #address-cells = <1>;
  62. #size-cells = <0>;
  63. reg = <0x58480000 0x40>;
  64. clock-frequency = <100000>;
  65. status = "disabled";
  66. };
  67. i2c2: i2c@58500000 {
  68. compatible = "socionext,uniphier-i2c";
  69. #address-cells = <1>;
  70. #size-cells = <0>;
  71. reg = <0x58500000 0x40>;
  72. clock-frequency = <100000>;
  73. status = "disabled";
  74. };
  75. i2c3: i2c@58580000 {
  76. compatible = "socionext,uniphier-i2c";
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. reg = <0x58580000 0x40>;
  80. clock-frequency = <100000>;
  81. status = "disabled";
  82. };
  83. usb0: usb@5a800100 {
  84. compatible = "socionext,uniphier-ehci", "generic-ehci";
  85. status = "disabled";
  86. reg = <0x5a800100 0x100>;
  87. };
  88. usb1: usb@5a810100 {
  89. compatible = "socionext,uniphier-ehci", "generic-ehci";
  90. status = "disabled";
  91. reg = <0x5a810100 0x100>;
  92. };
  93. usb2: usb@5a820100 {
  94. compatible = "socionext,uniphier-ehci", "generic-ehci";
  95. status = "disabled";
  96. reg = <0x5a820100 0x100>;
  97. };
  98. nand: nand@68000000 {
  99. compatible = "denali,denali-nand-dt";
  100. reg = <0x68000000 0x20>, <0x68100000 0x1000>;
  101. reg-names = "nand_data", "denali_reg";
  102. };
  103. };
  104. };