socfpga_cyclone5_socdk.dts 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879
  1. /*
  2. * Copyright (C) 2012 Altera Corporation <www.altera.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include "socfpga_cyclone5.dtsi"
  7. / {
  8. model = "Altera SOCFPGA Cyclone V SoC Development Kit";
  9. compatible = "altr,socfpga-cyclone5", "altr,socfpga";
  10. chosen {
  11. bootargs = "console=ttyS0,115200";
  12. };
  13. memory {
  14. name = "memory";
  15. device_type = "memory";
  16. reg = <0x0 0x40000000>; /* 1GB */
  17. };
  18. aliases {
  19. /* this allow the ethaddr uboot environmnet variable contents
  20. * to be added to the gmac1 device tree blob.
  21. */
  22. ethernet0 = &gmac1;
  23. };
  24. regulator_3_3v: 3-3-v-regulator {
  25. compatible = "regulator-fixed";
  26. regulator-name = "3.3V";
  27. regulator-min-microvolt = <3300000>;
  28. regulator-max-microvolt = <3300000>;
  29. };
  30. };
  31. &gmac1 {
  32. status = "okay";
  33. phy-mode = "rgmii";
  34. rxd0-skew-ps = <0>;
  35. rxd1-skew-ps = <0>;
  36. rxd2-skew-ps = <0>;
  37. rxd3-skew-ps = <0>;
  38. txen-skew-ps = <0>;
  39. txc-skew-ps = <2600>;
  40. rxdv-skew-ps = <0>;
  41. rxc-skew-ps = <2000>;
  42. };
  43. &gpio1 {
  44. status = "okay";
  45. };
  46. &i2c0 {
  47. status = "okay";
  48. eeprom@51 {
  49. compatible = "atmel,24c32";
  50. reg = <0x51>;
  51. pagesize = <32>;
  52. };
  53. rtc@68 {
  54. compatible = "dallas,ds1339";
  55. reg = <0x68>;
  56. };
  57. };
  58. &mmc0 {
  59. cd-gpios = <&portb 18 0>;
  60. vmmc-supply = <&regulator_3_3v>;
  61. vqmmc-supply = <&regulator_3_3v>;
  62. };
  63. &usb1 {
  64. status = "okay";
  65. };