socfpga_arria5_socdk.dts 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright (C) 2013 Altera Corporation <www.altera.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include "socfpga_arria5.dtsi"
  7. / {
  8. model = "Altera SOCFPGA Arria V SoC Development Kit";
  9. compatible = "altr,socfpga-arria5", "altr,socfpga";
  10. chosen {
  11. bootargs = "console=ttyS0,115200";
  12. };
  13. memory {
  14. name = "memory";
  15. device_type = "memory";
  16. reg = <0x0 0x40000000>; /* 1GB */
  17. };
  18. aliases {
  19. /* this allow the ethaddr uboot environmnet variable contents
  20. * to be added to the gmac1 device tree blob.
  21. */
  22. ethernet0 = &gmac1;
  23. };
  24. regulator_3_3v: 3-3-v-regulator {
  25. compatible = "regulator-fixed";
  26. regulator-name = "3.3V";
  27. regulator-min-microvolt = <3300000>;
  28. regulator-max-microvolt = <3300000>;
  29. };
  30. };
  31. &gmac1 {
  32. status = "okay";
  33. phy-mode = "rgmii";
  34. rxd0-skew-ps = <0>;
  35. rxd1-skew-ps = <0>;
  36. rxd2-skew-ps = <0>;
  37. rxd3-skew-ps = <0>;
  38. txen-skew-ps = <0>;
  39. txc-skew-ps = <2600>;
  40. rxdv-skew-ps = <0>;
  41. rxc-skew-ps = <2000>;
  42. };
  43. &i2c0 {
  44. status = "okay";
  45. eeprom@51 {
  46. compatible = "atmel,24c32";
  47. reg = <0x51>;
  48. pagesize = <32>;
  49. };
  50. rtc@68 {
  51. compatible = "dallas,ds1339";
  52. reg = <0x68>;
  53. };
  54. };
  55. &mmc0 {
  56. vmmc-supply = <&regulator_3_3v>;
  57. vqmmc-supply = <&regulator_3_3v>;
  58. };
  59. &usb1 {
  60. status = "okay";
  61. };