ls1021a-twr.dts 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /*
  2. * Freescale ls1021a TWR board device tree source
  3. *
  4. * Copyright 2013-2015 Freescale Semiconductor, Inc.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. /dts-v1/;
  9. #include "ls1021a.dtsi"
  10. / {
  11. model = "LS1021A TWR Board";
  12. aliases {
  13. enet2_rgmii_phy = &rgmii_phy1;
  14. enet0_sgmii_phy = &sgmii_phy2;
  15. enet1_sgmii_phy = &sgmii_phy0;
  16. };
  17. };
  18. &i2c0 {
  19. status = "okay";
  20. };
  21. &i2c1 {
  22. status = "okay";
  23. };
  24. &ifc {
  25. #address-cells = <2>;
  26. #size-cells = <1>;
  27. /* NOR Flash on board */
  28. ranges = <0x0 0x0 0x60000000 0x08000000>;
  29. status = "okay";
  30. nor@0,0 {
  31. #address-cells = <1>;
  32. #size-cells = <1>;
  33. compatible = "cfi-flash";
  34. reg = <0x0 0x0 0x8000000>;
  35. bank-width = <2>;
  36. device-width = <1>;
  37. };
  38. };
  39. &lpuart0 {
  40. status = "okay";
  41. };
  42. &mdio0 {
  43. sgmii_phy0: ethernet-phy@0 {
  44. reg = <0x0>;
  45. };
  46. rgmii_phy1: ethernet-phy@1 {
  47. reg = <0x1>;
  48. };
  49. sgmii_phy2: ethernet-phy@2 {
  50. reg = <0x2>;
  51. };
  52. tbi1: tbi-phy@1f {
  53. reg = <0x1f>;
  54. device_type = "tbi-phy";
  55. };
  56. };
  57. &uart0 {
  58. status = "okay";
  59. };
  60. &uart1 {
  61. status = "okay";
  62. };