tegra30-apalis.dts 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341
  1. /dts-v1/;
  2. #include "tegra30.dtsi"
  3. / {
  4. model = "Toradex Apalis T30";
  5. compatible = "toradex,apalis_t30", "nvidia,tegra30";
  6. chosen {
  7. stdout-path = &uarta;
  8. };
  9. aliases {
  10. i2c0 = "/i2c@7000d000";
  11. i2c1 = "/i2c@7000c000";
  12. i2c2 = "/i2c@7000c500";
  13. i2c3 = "/i2c@7000c700";
  14. mmc0 = "/sdhci@78000600";
  15. mmc1 = "/sdhci@78000400";
  16. mmc2 = "/sdhci@78000000";
  17. spi0 = "/spi@7000d400";
  18. spi1 = "/spi@7000dc00";
  19. spi2 = "/spi@7000de00";
  20. spi3 = "/spi@7000da00";
  21. usb0 = "/usb@7d000000";
  22. usb1 = "/usb@7d004000";
  23. usb2 = "/usb@7d008000";
  24. };
  25. memory {
  26. device_type = "memory";
  27. reg = <0x80000000 0x40000000>;
  28. };
  29. pcie-controller@00003000 {
  30. status = "okay";
  31. avdd-pexa-supply = <&vdd2_reg>;
  32. vdd-pexa-supply = <&vdd2_reg>;
  33. avdd-pexb-supply = <&vdd2_reg>;
  34. vdd-pexb-supply = <&vdd2_reg>;
  35. avdd-pex-pll-supply = <&vdd2_reg>;
  36. avdd-plle-supply = <&ldo6_reg>;
  37. vddio-pex-ctl-supply = <&sys_3v3_reg>;
  38. hvdd-pex-supply = <&sys_3v3_reg>;
  39. /* Apalis Type Specific 4 Lane PCIe */
  40. pci@1,0 {
  41. /* TS_DIFF1/2/3/4 left disabled */
  42. nvidia,num-lanes = <4>;
  43. };
  44. /* Apalis PCIe */
  45. pci@2,0 {
  46. /* PCIE1_RX/TX left disabled */
  47. nvidia,num-lanes = <1>;
  48. };
  49. /* I210 Gigabit Ethernet Controller (On-module) */
  50. pci@3,0 {
  51. status = "okay";
  52. nvidia,num-lanes = <1>;
  53. };
  54. };
  55. /*
  56. * GEN1_I2C: I2C1_SDA/SCL on MXM3 pin 209/211 (e.g. RTC on carrier
  57. * board)
  58. */
  59. i2c@7000c000 {
  60. status = "okay";
  61. clock-frequency = <400000>;
  62. };
  63. /* GEN2_I2C: unused */
  64. /*
  65. * CAM_I2C: I2C3_SDA/SCL on MXM3 pin 201/203 (e.g. camera sensor on
  66. * carrier board)
  67. */
  68. i2c@7000c500 {
  69. status = "okay";
  70. clock-frequency = <400000>;
  71. };
  72. /* DDC: I2C2_SDA/SCL on MXM3 pin 205/207 (e.g. display EDID) */
  73. i2c@7000c700 {
  74. status = "okay";
  75. clock-frequency = <10000>;
  76. };
  77. /*
  78. * PWR_I2C: power I2C to audio codec, PMIC, temperature sensor and
  79. * touch screen controller
  80. */
  81. i2c@7000d000 {
  82. status = "okay";
  83. clock-frequency = <100000>;
  84. pmic: tps65911@2d {
  85. compatible = "ti,tps65911";
  86. reg = <0x2d>;
  87. interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
  88. #interrupt-cells = <2>;
  89. interrupt-controller;
  90. ti,system-power-controller;
  91. #gpio-cells = <2>;
  92. gpio-controller;
  93. vcc1-supply = <&sys_3v3_reg>;
  94. vcc2-supply = <&sys_3v3_reg>;
  95. vcc3-supply = <&vio_reg>;
  96. vcc4-supply = <&sys_3v3_reg>;
  97. vcc5-supply = <&sys_3v3_reg>;
  98. vcc6-supply = <&vio_reg>;
  99. vcc7-supply = <&charge_pump_5v0_reg>;
  100. vccio-supply = <&sys_3v3_reg>;
  101. regulators {
  102. #address-cells = <1>;
  103. #size-cells = <0>;
  104. /* SW1: +V1.35_VDDIO_DDR */
  105. vdd1_reg: vdd1 {
  106. regulator-name = "vddio_ddr_1v35";
  107. regulator-min-microvolt = <1350000>;
  108. regulator-max-microvolt = <1350000>;
  109. regulator-always-on;
  110. };
  111. /* SW2: +V1.05 */
  112. vdd2_reg: vdd2 {
  113. regulator-name =
  114. "vdd_pexa,vdd_pexb,vdd_sata";
  115. regulator-min-microvolt = <1050000>;
  116. regulator-max-microvolt = <1050000>;
  117. };
  118. /* SW CTRL: +V1.0_VDD_CPU */
  119. vddctrl_reg: vddctrl {
  120. regulator-name = "vdd_cpu,vdd_sys";
  121. regulator-min-microvolt = <1150000>;
  122. regulator-max-microvolt = <1150000>;
  123. regulator-always-on;
  124. };
  125. /* SWIO: +V1.8 */
  126. vio_reg: vio {
  127. regulator-name = "vdd_1v8_gen";
  128. regulator-min-microvolt = <1800000>;
  129. regulator-max-microvolt = <1800000>;
  130. regulator-always-on;
  131. };
  132. /* LDO1: unused */
  133. /*
  134. * EN_+V3.3 switching via FET:
  135. * +V3.3_AUDIO_AVDD_S, +V3.3 and +V1.8_VDD_LAN
  136. * see also v3_3 fixed supply
  137. */
  138. ldo2_reg: ldo2 {
  139. regulator-name = "en_3v3";
  140. regulator-min-microvolt = <3300000>;
  141. regulator-max-microvolt = <3300000>;
  142. regulator-always-on;
  143. };
  144. /* +V1.2_CSI */
  145. ldo3_reg: ldo3 {
  146. regulator-name =
  147. "avdd_dsi_csi,pwrdet_mipi";
  148. regulator-min-microvolt = <1200000>;
  149. regulator-max-microvolt = <1200000>;
  150. };
  151. /* +V1.2_VDD_RTC */
  152. ldo4_reg: ldo4 {
  153. regulator-name = "vdd_rtc";
  154. regulator-min-microvolt = <1200000>;
  155. regulator-max-microvolt = <1200000>;
  156. regulator-always-on;
  157. };
  158. /*
  159. * +V2.8_AVDD_VDAC:
  160. * only required for analog RGB
  161. */
  162. ldo5_reg: ldo5 {
  163. regulator-name = "avdd_vdac";
  164. regulator-min-microvolt = <2800000>;
  165. regulator-max-microvolt = <2800000>;
  166. regulator-always-on;
  167. };
  168. /*
  169. * +V1.05_AVDD_PLLE: avdd_plle should be 1.05V
  170. * but LDO6 can't set voltage in 50mV
  171. * granularity
  172. */
  173. ldo6_reg: ldo6 {
  174. regulator-name = "avdd_plle";
  175. regulator-min-microvolt = <1100000>;
  176. regulator-max-microvolt = <1100000>;
  177. };
  178. /* +V1.2_AVDD_PLL */
  179. ldo7_reg: ldo7 {
  180. regulator-name = "avdd_pll";
  181. regulator-min-microvolt = <1200000>;
  182. regulator-max-microvolt = <1200000>;
  183. regulator-always-on;
  184. };
  185. /* +V1.0_VDD_DDR_HS */
  186. ldo8_reg: ldo8 {
  187. regulator-name = "vdd_ddr_hs";
  188. regulator-min-microvolt = <1000000>;
  189. regulator-max-microvolt = <1000000>;
  190. regulator-always-on;
  191. };
  192. };
  193. };
  194. };
  195. /* SPI1: Apalis SPI1 */
  196. spi@7000d400 {
  197. status = "okay";
  198. spi-max-frequency = <25000000>;
  199. };
  200. /* SPI4: CAN2 */
  201. spi@7000da00 {
  202. status = "okay";
  203. spi-max-frequency = <25000000>;
  204. };
  205. /* SPI5: Apalis SPI2 */
  206. spi@7000dc00 {
  207. status = "okay";
  208. spi-max-frequency = <25000000>;
  209. };
  210. /* SPI6: CAN1 */
  211. spi@7000de00 {
  212. status = "okay";
  213. spi-max-frequency = <25000000>;
  214. };
  215. sdhci@78000000 {
  216. status = "okay";
  217. bus-width = <4>;
  218. /* SD1_CD# */
  219. cd-gpios = <&gpio TEGRA_GPIO(CC, 5) GPIO_ACTIVE_LOW>;
  220. };
  221. sdhci@78000400 {
  222. status = "okay";
  223. bus-width = <8>;
  224. /* MMC1_CD# */
  225. cd-gpios = <&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_LOW>;
  226. };
  227. sdhci@78000600 {
  228. status = "okay";
  229. bus-width = <8>;
  230. non-removable;
  231. };
  232. /* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */
  233. usb@7d000000 {
  234. status = "okay";
  235. dr_mode = "otg";
  236. /* USBO1_EN */
  237. nvidia,vbus-gpio = <&gpio TEGRA_GPIO(T, 5) GPIO_ACTIVE_HIGH>;
  238. };
  239. /* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */
  240. usb@7d004000 {
  241. status = "okay";
  242. /* USBH_EN */
  243. nvidia,vbus-gpio = <&gpio TEGRA_GPIO(DD, 1) GPIO_ACTIVE_HIGH>;
  244. };
  245. /* EHCI instance 2: USB3_DP/N -> USBH3_DP/N */
  246. usb@7d008000 {
  247. status = "okay";
  248. /* USBH_EN */
  249. nvidia,vbus-gpio = <&gpio TEGRA_GPIO(DD, 1) GPIO_ACTIVE_HIGH>;
  250. };
  251. clocks {
  252. compatible = "simple-bus";
  253. #address-cells = <1>;
  254. #size-cells = <0>;
  255. clk32k_in: clk@0 {
  256. compatible = "fixed-clock";
  257. reg=<0>;
  258. #clock-cells = <0>;
  259. clock-frequency = <32768>;
  260. };
  261. clk16m: clk@1 {
  262. compatible = "fixed-clock";
  263. reg=<1>;
  264. #clock-cells = <0>;
  265. clock-frequency = <16000000>;
  266. clock-output-names = "clk16m";
  267. };
  268. };
  269. regulators {
  270. compatible = "simple-bus";
  271. #address-cells = <1>;
  272. #size-cells = <0>;
  273. sys_3v3_reg: regulator@100 {
  274. compatible = "regulator-fixed";
  275. reg = <100>;
  276. regulator-name = "3v3";
  277. regulator-min-microvolt = <3300000>;
  278. regulator-max-microvolt = <3300000>;
  279. regulator-always-on;
  280. };
  281. charge_pump_5v0_reg: regulator@101 {
  282. compatible = "regulator-fixed";
  283. reg = <101>;
  284. regulator-name = "5v0";
  285. regulator-min-microvolt = <5000000>;
  286. regulator-max-microvolt = <5000000>;
  287. regulator-always-on;
  288. };
  289. };
  290. };
  291. &uarta {
  292. status = "okay";
  293. };