socfpga_cyclone5.h 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * Copyright (C) 2014 Marek Vasut <marex@denx.de>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __CONFIG_SOCFPGA_CYCLONE5_H__
  7. #define __CONFIG_SOCFPGA_CYCLONE5_H__
  8. #include <asm/arch/socfpga_base_addrs.h>
  9. /* U-Boot Commands */
  10. #define CONFIG_SYS_NO_FLASH
  11. #define CONFIG_DOS_PARTITION
  12. #define CONFIG_FAT_WRITE
  13. #define CONFIG_HW_WATCHDOG
  14. #define CONFIG_CMD_ASKENV
  15. #define CONFIG_CMD_BOOTZ
  16. #define CONFIG_CMD_CACHE
  17. #define CONFIG_CMD_DFU
  18. #define CONFIG_CMD_DHCP
  19. #define CONFIG_CMD_EXT4
  20. #define CONFIG_CMD_EXT4_WRITE
  21. #define CONFIG_CMD_FAT
  22. #define CONFIG_CMD_FS_GENERIC
  23. #define CONFIG_CMD_GREPENV
  24. #define CONFIG_CMD_MII
  25. #define CONFIG_CMD_MMC
  26. #define CONFIG_CMD_PING
  27. #define CONFIG_CMD_USB
  28. #define CONFIG_CMD_USB_MASS_STORAGE
  29. /* Memory configurations */
  30. #define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
  31. /* Booting Linux */
  32. #define CONFIG_BOOTDELAY 3
  33. #define CONFIG_BOOTFILE "zImage"
  34. #define CONFIG_BOOTARGS "console=ttyS0," __stringify(CONFIG_BAUDRATE)
  35. #ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
  36. #define CONFIG_BOOTCOMMAND "run ramboot"
  37. #else
  38. #define CONFIG_BOOTCOMMAND "run mmcload; run mmcboot"
  39. #endif
  40. #define CONFIG_LOADADDR 0x8000
  41. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  42. /* Ethernet on SoC (EMAC) */
  43. #if defined(CONFIG_CMD_NET)
  44. /* PHY */
  45. #define CONFIG_PHY_MICREL
  46. #define CONFIG_PHY_MICREL_KSZ9021
  47. #define CONFIG_KSZ9021_CLK_SKEW_ENV "micrel-ksz9021-clk-skew"
  48. #define CONFIG_KSZ9021_CLK_SKEW_VAL 0xf0f0
  49. #define CONFIG_KSZ9021_DATA_SKEW_ENV "micrel-ksz9021-data-skew"
  50. #define CONFIG_KSZ9021_DATA_SKEW_VAL 0x0
  51. #endif
  52. /* USB */
  53. #ifdef CONFIG_CMD_USB
  54. #define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
  55. #endif
  56. #define CONFIG_G_DNL_MANUFACTURER "Altera"
  57. /* Extra Environment */
  58. #define CONFIG_HOSTNAME socfpga_cyclone5
  59. #define CONFIG_EXTRA_ENV_SETTINGS \
  60. "verify=n\0" \
  61. "loadaddr= " __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
  62. "ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
  63. "bootm ${loadaddr} - ${fdt_addr}\0" \
  64. "bootimage=zImage\0" \
  65. "fdt_addr=100\0" \
  66. "fdtimage=socfpga.dtb\0" \
  67. "fsloadcmd=ext2load\0" \
  68. "bootm ${loadaddr} - ${fdt_addr}\0" \
  69. "mmcroot=/dev/mmcblk0p2\0" \
  70. "mmcboot=setenv bootargs " CONFIG_BOOTARGS \
  71. " root=${mmcroot} rw rootwait;" \
  72. "bootz ${loadaddr} - ${fdt_addr}\0" \
  73. "mmcload=mmc rescan;" \
  74. "load mmc 0:1 ${loadaddr} ${bootimage};" \
  75. "load mmc 0:1 ${fdt_addr} ${fdtimage}\0" \
  76. "qspiroot=/dev/mtdblock0\0" \
  77. "qspirootfstype=jffs2\0" \
  78. "qspiboot=setenv bootargs " CONFIG_BOOTARGS \
  79. " root=${qspiroot} rw rootfstype=${qspirootfstype};"\
  80. "bootm ${loadaddr} - ${fdt_addr}\0"
  81. /* The rest of the configuration is shared */
  82. #include <configs/socfpga_common.h>
  83. #endif /* __CONFIG_SOCFPGA_CYCLONE5_H__ */