timer.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. /*
  2. * (C) Copyright 2007
  3. * Sascha Hauer, Pengutronix
  4. *
  5. * (C) Copyright 2009 Freescale Semiconductor, Inc.
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #include <common.h>
  10. #include <asm/io.h>
  11. #include <div64.h>
  12. #include <asm/arch/imx-regs.h>
  13. #include <asm/arch/clock.h>
  14. #include <asm/arch/sys_proto.h>
  15. /* General purpose timers registers */
  16. struct mxc_gpt {
  17. unsigned int control;
  18. unsigned int prescaler;
  19. unsigned int status;
  20. unsigned int nouse[6];
  21. unsigned int counter;
  22. };
  23. static struct mxc_gpt *cur_gpt = (struct mxc_gpt *)GPT1_BASE_ADDR;
  24. /* General purpose timers bitfields */
  25. #define GPTCR_SWR (1 << 15) /* Software reset */
  26. #define GPTCR_24MEN (1 << 10) /* Enable 24MHz clock input */
  27. #define GPTCR_FRR (1 << 9) /* Freerun / restart */
  28. #define GPTCR_CLKSOURCE_32 (4 << 6) /* Clock source 32khz */
  29. #define GPTCR_CLKSOURCE_OSC (5 << 6) /* Clock source OSC */
  30. #define GPTCR_CLKSOURCE_PRE (1 << 6) /* Clock source PRECLK */
  31. #define GPTCR_CLKSOURCE_MASK (0x7 << 6)
  32. #define GPTCR_TEN 1 /* Timer enable */
  33. #define GPTPR_PRESCALER24M_SHIFT 12
  34. #define GPTPR_PRESCALER24M_MASK (0xF << GPTPR_PRESCALER24M_SHIFT)
  35. DECLARE_GLOBAL_DATA_PTR;
  36. static inline int gpt_has_clk_source_osc(void)
  37. {
  38. #if defined(CONFIG_MX6)
  39. if (((is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D)) &&
  40. (is_soc_rev(CHIP_REV_1_0) > 0)) || is_cpu_type(MXC_CPU_MX6DL) ||
  41. is_cpu_type(MXC_CPU_MX6SOLO) || is_cpu_type(MXC_CPU_MX6SX))
  42. return 1;
  43. return 0;
  44. #else
  45. return 0;
  46. #endif
  47. }
  48. static inline ulong gpt_get_clk(void)
  49. {
  50. #ifdef CONFIG_MXC_GPT_HCLK
  51. if (gpt_has_clk_source_osc())
  52. return MXC_HCLK >> 3;
  53. else
  54. return mxc_get_clock(MXC_IPG_PERCLK);
  55. #else
  56. return MXC_CLK32;
  57. #endif
  58. }
  59. static inline unsigned long long tick_to_time(unsigned long long tick)
  60. {
  61. ulong gpt_clk = gpt_get_clk();
  62. tick *= CONFIG_SYS_HZ;
  63. do_div(tick, gpt_clk);
  64. return tick;
  65. }
  66. static inline unsigned long long us_to_tick(unsigned long long usec)
  67. {
  68. ulong gpt_clk = gpt_get_clk();
  69. usec = usec * gpt_clk + 999999;
  70. do_div(usec, 1000000);
  71. return usec;
  72. }
  73. int timer_init(void)
  74. {
  75. int i;
  76. /* setup GP Timer 1 */
  77. __raw_writel(GPTCR_SWR, &cur_gpt->control);
  78. /* We have no udelay by now */
  79. for (i = 0; i < 100; i++)
  80. __raw_writel(0, &cur_gpt->control);
  81. i = __raw_readl(&cur_gpt->control);
  82. i &= ~GPTCR_CLKSOURCE_MASK;
  83. #ifdef CONFIG_MXC_GPT_HCLK
  84. if (gpt_has_clk_source_osc()) {
  85. i |= GPTCR_CLKSOURCE_OSC | GPTCR_TEN;
  86. /* For DL/S, SX, set 24Mhz OSC Enable bit and prescaler */
  87. if (is_cpu_type(MXC_CPU_MX6DL) ||
  88. is_cpu_type(MXC_CPU_MX6SOLO) ||
  89. is_cpu_type(MXC_CPU_MX6SX)) {
  90. i |= GPTCR_24MEN;
  91. /* Produce 3Mhz clock */
  92. __raw_writel((7 << GPTPR_PRESCALER24M_SHIFT),
  93. &cur_gpt->prescaler);
  94. }
  95. } else {
  96. i |= GPTCR_CLKSOURCE_PRE | GPTCR_TEN;
  97. }
  98. #else
  99. __raw_writel(0, &cur_gpt->prescaler); /* 32Khz */
  100. i |= GPTCR_CLKSOURCE_32 | GPTCR_TEN;
  101. #endif
  102. __raw_writel(i, &cur_gpt->control);
  103. gd->arch.tbl = __raw_readl(&cur_gpt->counter);
  104. gd->arch.tbu = 0;
  105. return 0;
  106. }
  107. unsigned long long get_ticks(void)
  108. {
  109. ulong now = __raw_readl(&cur_gpt->counter); /* current tick value */
  110. /* increment tbu if tbl has rolled over */
  111. if (now < gd->arch.tbl)
  112. gd->arch.tbu++;
  113. gd->arch.tbl = now;
  114. return (((unsigned long long)gd->arch.tbu) << 32) | gd->arch.tbl;
  115. }
  116. ulong get_timer_masked(void)
  117. {
  118. /*
  119. * get_ticks() returns a long long (64 bit), it wraps in
  120. * 2^64 / GPT_CLK = 2^64 / 2^15 = 2^49 ~ 5 * 10^14 (s) ~
  121. * 5 * 10^9 days... and get_ticks() * CONFIG_SYS_HZ wraps in
  122. * 5 * 10^6 days - long enough.
  123. */
  124. return tick_to_time(get_ticks());
  125. }
  126. ulong get_timer(ulong base)
  127. {
  128. return get_timer_masked() - base;
  129. }
  130. /* delay x useconds AND preserve advance timstamp value */
  131. void __udelay(unsigned long usec)
  132. {
  133. unsigned long long tmp;
  134. ulong tmo;
  135. tmo = us_to_tick(usec);
  136. tmp = get_ticks() + tmo; /* get current timestamp */
  137. while (get_ticks() < tmp) /* loop till event */
  138. /*NOP*/;
  139. }
  140. /*
  141. * This function is derived from PowerPC code (timebase clock frequency).
  142. * On ARM it returns the number of timer ticks per second.
  143. */
  144. ulong get_tbclk(void)
  145. {
  146. return gpt_get_clk();
  147. }