kp_imx53.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018
  4. * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
  5. */
  6. #include <common.h>
  7. #include <asm/io.h>
  8. #include <asm/arch/imx-regs.h>
  9. #include <asm/arch/sys_proto.h>
  10. #include <asm/arch/crm_regs.h>
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/iomux-mx53.h>
  13. #include <asm/arch/clock.h>
  14. #include <asm/gpio.h>
  15. #include <mmc.h>
  16. #include <fsl_esdhc.h>
  17. #include <power/pmic.h>
  18. #include <fsl_pmic.h>
  19. #include "kp_id_rev.h"
  20. #define VBUS_PWR_EN IMX_GPIO_NR(7, 8)
  21. #define PHY_nRST IMX_GPIO_NR(7, 6)
  22. #define BOOSTER_OFF IMX_GPIO_NR(2, 23)
  23. #define LCD_BACKLIGHT IMX_GPIO_NR(1, 1)
  24. #define KEY1 IMX_GPIO_NR(2, 26)
  25. DECLARE_GLOBAL_DATA_PTR;
  26. int dram_init(void)
  27. {
  28. u32 size;
  29. size = get_ram_size((void *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
  30. gd->ram_size = size;
  31. return 0;
  32. }
  33. int dram_init_banksize(void)
  34. {
  35. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  36. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  37. return 0;
  38. }
  39. #ifdef CONFIG_USB_EHCI_MX5
  40. int board_ehci_hcd_init(int port)
  41. {
  42. gpio_request(VBUS_PWR_EN, "VBUS_PWR_EN");
  43. gpio_direction_output(VBUS_PWR_EN, 1);
  44. return 0;
  45. }
  46. #endif
  47. #ifdef CONFIG_FSL_ESDHC
  48. struct fsl_esdhc_cfg esdhc_cfg[] = {
  49. {MMC_SDHC3_BASE_ADDR},
  50. };
  51. int board_mmc_getcd(struct mmc *mmc)
  52. {
  53. return 1; /* eMMC is always present */
  54. }
  55. #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
  56. PAD_CTL_PUS_100K_UP)
  57. #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
  58. PAD_CTL_DSE_HIGH)
  59. int board_mmc_init(bd_t *bis)
  60. {
  61. int ret;
  62. static const iomux_v3_cfg_t sd3_pads[] = {
  63. NEW_PAD_CTRL(MX53_PAD_PATA_RESET_B__ESDHC3_CMD,
  64. SD_CMD_PAD_CTRL),
  65. NEW_PAD_CTRL(MX53_PAD_PATA_IORDY__ESDHC3_CLK, SD_PAD_CTRL),
  66. NEW_PAD_CTRL(MX53_PAD_PATA_DATA8__ESDHC3_DAT0, SD_PAD_CTRL),
  67. NEW_PAD_CTRL(MX53_PAD_PATA_DATA9__ESDHC3_DAT1, SD_PAD_CTRL),
  68. NEW_PAD_CTRL(MX53_PAD_PATA_DATA10__ESDHC3_DAT2, SD_PAD_CTRL),
  69. NEW_PAD_CTRL(MX53_PAD_PATA_DATA11__ESDHC3_DAT3, SD_PAD_CTRL),
  70. NEW_PAD_CTRL(MX53_PAD_PATA_DATA0__ESDHC3_DAT4, SD_PAD_CTRL),
  71. NEW_PAD_CTRL(MX53_PAD_PATA_DATA1__ESDHC3_DAT5, SD_PAD_CTRL),
  72. NEW_PAD_CTRL(MX53_PAD_PATA_DATA2__ESDHC3_DAT6, SD_PAD_CTRL),
  73. NEW_PAD_CTRL(MX53_PAD_PATA_DATA3__ESDHC3_DAT7, SD_PAD_CTRL),
  74. };
  75. esdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  76. imx_iomux_v3_setup_multiple_pads(sd3_pads, ARRAY_SIZE(sd3_pads));
  77. ret = fsl_esdhc_initialize(bis, &esdhc_cfg[0]);
  78. if (ret)
  79. return ret;
  80. return 0;
  81. }
  82. #endif
  83. static int power_init(void)
  84. {
  85. struct udevice *dev;
  86. int ret;
  87. ret = pmic_get("mc34708", &dev);
  88. if (ret) {
  89. printf("%s: mc34708 not found !\n", __func__);
  90. return ret;
  91. }
  92. /* Set VDDGP to 1.110V for 800 MHz on SW1 */
  93. pmic_clrsetbits(dev, REG_SW_0, SWx_VOLT_MASK_MC34708,
  94. SWx_1_110V_MC34708);
  95. /* Set VCC as 1.30V on SW2 */
  96. pmic_clrsetbits(dev, REG_SW_1, SWx_VOLT_MASK_MC34708,
  97. SWx_1_300V_MC34708);
  98. /* Set global reset timer to 4s */
  99. pmic_clrsetbits(dev, REG_POWER_CTL2, TIMER_MASK_MC34708,
  100. TIMER_4S_MC34708);
  101. return ret;
  102. }
  103. static void setup_clocks(void)
  104. {
  105. int ret;
  106. u32 ref_clk = MXC_HCLK;
  107. /*
  108. * CPU clock set to 800MHz and DDR to 400MHz
  109. */
  110. ret = mxc_set_clock(ref_clk, 800, MXC_ARM_CLK);
  111. if (ret)
  112. printf("CPU: Switch CPU clock to 800MHZ failed\n");
  113. ret = mxc_set_clock(ref_clk, 400, MXC_PERIPH_CLK);
  114. ret |= mxc_set_clock(ref_clk, 400, MXC_DDR_CLK);
  115. if (ret)
  116. printf("CPU: Switch DDR clock to 400MHz failed\n");
  117. }
  118. static void setup_ups(void)
  119. {
  120. gpio_request(BOOSTER_OFF, "BOOSTER_OFF");
  121. gpio_direction_output(BOOSTER_OFF, 0);
  122. }
  123. int board_early_init_f(void)
  124. {
  125. return 0;
  126. }
  127. /*
  128. * Do not overwrite the console
  129. * Use always serial for U-Boot console
  130. */
  131. int overwrite_console(void)
  132. {
  133. return 1;
  134. }
  135. int board_init(void)
  136. {
  137. gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
  138. return 0;
  139. }
  140. void eth_phy_reset(void)
  141. {
  142. gpio_request(PHY_nRST, "PHY_nRST");
  143. gpio_direction_output(PHY_nRST, 1);
  144. udelay(50);
  145. gpio_set_value(PHY_nRST, 0);
  146. udelay(400);
  147. gpio_set_value(PHY_nRST, 1);
  148. udelay(50);
  149. }
  150. void board_disable_display(void)
  151. {
  152. gpio_request(LCD_BACKLIGHT, "LCD_BACKLIGHT");
  153. gpio_direction_output(LCD_BACKLIGHT, 0);
  154. }
  155. void board_misc_setup(void)
  156. {
  157. gpio_request(KEY1, "KEY1_GPIO");
  158. gpio_direction_input(KEY1);
  159. if (gpio_get_value(KEY1))
  160. env_set("key1", "off");
  161. else
  162. env_set("key1", "on");
  163. }
  164. int board_late_init(void)
  165. {
  166. int ret = 0;
  167. board_disable_display();
  168. setup_ups();
  169. if (!power_init())
  170. setup_clocks();
  171. ret = read_eeprom();
  172. if (ret)
  173. printf("Error %d reading EEPROM content!\n", ret);
  174. eth_phy_reset();
  175. show_eeprom();
  176. read_board_id();
  177. board_misc_setup();
  178. return ret;
  179. }