hardware.h 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. /*
  2. * Copyright (c) 2013 Xilinx Inc.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef _ASM_ARCH_HARDWARE_H
  23. #define _ASM_ARCH_HARDWARE_H
  24. #define XPSS_SYS_CTRL_BASEADDR 0xF8000000
  25. /* Reflect slcr offsets */
  26. struct slcr_regs {
  27. u32 scl; /* 0x0 */
  28. u32 slcr_lock; /* 0x4 */
  29. u32 slcr_unlock; /* 0x8 */
  30. u32 reserved1[125];
  31. u32 pss_rst_ctrl; /* 0x200 */
  32. u32 reserved2[21];
  33. u32 reboot_status; /* 0x258 */
  34. };
  35. #define slcr_base ((struct slcr_regs *) XPSS_SYS_CTRL_BASEADDR)
  36. #endif /* _ASM_ARCH_HARDWARE_H */