stm32f746-disco.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * (C) Copyright 2016
  3. * Vikas Manocha, <vikas.manocha@st.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <dm.h>
  9. #include <ram.h>
  10. #include <asm/io.h>
  11. #include <asm/armv7m.h>
  12. #include <asm/arch/stm32.h>
  13. #include <asm/arch/gpio.h>
  14. #include <dm/platdata.h>
  15. #include <dm/platform_data/serial_stm32x7.h>
  16. #include <asm/arch/stm32_periph.h>
  17. #include <asm/arch/stm32_defs.h>
  18. #include <asm/arch/syscfg.h>
  19. #include <asm/gpio.h>
  20. DECLARE_GLOBAL_DATA_PTR;
  21. int get_memory_base_size(fdt_addr_t *mr_base, fdt_addr_t *mr_size)
  22. {
  23. int mr_node;
  24. mr_node = fdt_path_offset(gd->fdt_blob, "/memory");
  25. if (mr_node < 0)
  26. return mr_node;
  27. *mr_base = fdtdec_get_addr_size_auto_noparent(gd->fdt_blob, mr_node,
  28. "reg", 0, mr_size, false);
  29. debug("mr_base = %lx, mr_size= %lx\n", *mr_base, *mr_size);
  30. return 0;
  31. }
  32. int dram_init(void)
  33. {
  34. struct udevice *dev;
  35. int rv;
  36. fdt_addr_t mr_base, mr_size;
  37. rv = uclass_get_device(UCLASS_RAM, 0, &dev);
  38. if (rv) {
  39. debug("DRAM init failed: %d\n", rv);
  40. return rv;
  41. }
  42. rv = get_memory_base_size(&mr_base, &mr_size);
  43. if (rv)
  44. return rv;
  45. gd->ram_size = mr_size;
  46. gd->ram_top = mr_base;
  47. return rv;
  48. }
  49. int dram_init_banksize(void)
  50. {
  51. fdt_addr_t mr_base, mr_size;
  52. get_memory_base_size(&mr_base, &mr_size);
  53. /*
  54. * Fill in global info with description of SRAM configuration
  55. */
  56. gd->bd->bi_dram[0].start = mr_base;
  57. gd->bd->bi_dram[0].size = mr_size;
  58. return 0;
  59. }
  60. #ifdef CONFIG_ETH_DESIGNWARE
  61. static int stmmac_setup(void)
  62. {
  63. clock_setup(SYSCFG_CLOCK_CFG);
  64. /* Set >RMII mode */
  65. STM32_SYSCFG->pmc |= SYSCFG_PMC_MII_RMII_SEL;
  66. clock_setup(STMMAC_CLOCK_CFG);
  67. return 0;
  68. }
  69. int board_early_init_f(void)
  70. {
  71. stmmac_setup();
  72. return 0;
  73. }
  74. #endif
  75. u32 get_board_rev(void)
  76. {
  77. return 0;
  78. }
  79. int board_late_init(void)
  80. {
  81. struct gpio_desc gpio = {};
  82. int node;
  83. node = fdt_node_offset_by_compatible(gd->fdt_blob, 0, "st,led1");
  84. if (node < 0)
  85. return -1;
  86. gpio_request_by_name_nodev(gd->fdt_blob, node, "led-gpio", 0, &gpio,
  87. GPIOD_IS_OUT);
  88. if (dm_gpio_is_valid(&gpio)) {
  89. dm_gpio_set_value(&gpio, 0);
  90. mdelay(10);
  91. dm_gpio_set_value(&gpio, 1);
  92. }
  93. /* read button 1*/
  94. node = fdt_node_offset_by_compatible(gd->fdt_blob, 0, "st,button1");
  95. if (node < 0)
  96. return -1;
  97. gpio_request_by_name_nodev(gd->fdt_blob, node, "button-gpio", 0, &gpio,
  98. GPIOD_IS_IN);
  99. if (dm_gpio_is_valid(&gpio)) {
  100. if (dm_gpio_get_value(&gpio))
  101. puts("usr button is at HIGH LEVEL\n");
  102. else
  103. puts("usr button is at LOW LEVEL\n");
  104. }
  105. return 0;
  106. }
  107. int board_init(void)
  108. {
  109. gd->bd->bi_boot_params = gd->bd->bi_dram[0].start + 0x100;
  110. return 0;
  111. }