sf_probe.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421
  1. /*
  2. * SPI flash probing
  3. *
  4. * Copyright (C) 2008 Atmel Corporation
  5. * Copyright (C) 2010 Reinhard Meyer, EMK Elektronik
  6. * Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #include <common.h>
  11. #include <fdtdec.h>
  12. #include <malloc.h>
  13. #include <spi.h>
  14. #include <spi_flash.h>
  15. #include <asm/io.h>
  16. #include "sf_internal.h"
  17. DECLARE_GLOBAL_DATA_PTR;
  18. /* Read commands array */
  19. static u8 spi_read_cmds_array[] = {
  20. CMD_READ_ARRAY_SLOW,
  21. CMD_READ_DUAL_OUTPUT_FAST,
  22. CMD_READ_DUAL_IO_FAST,
  23. CMD_READ_QUAD_OUTPUT_FAST,
  24. CMD_READ_QUAD_IO_FAST,
  25. };
  26. #ifdef CONFIG_SPI_FLASH_MACRONIX
  27. static int spi_flash_set_qeb_mxic(struct spi_flash *flash)
  28. {
  29. u8 qeb_status;
  30. int ret;
  31. ret = spi_flash_cmd_read_status(flash, &qeb_status);
  32. if (ret < 0)
  33. return ret;
  34. if (qeb_status & STATUS_QEB_MXIC) {
  35. debug("SF: mxic: QEB is already set\n");
  36. } else {
  37. ret = spi_flash_cmd_write_status(flash, STATUS_QEB_MXIC);
  38. if (ret < 0)
  39. return ret;
  40. }
  41. return ret;
  42. }
  43. #endif
  44. #if defined(CONFIG_SPI_FLASH_SPANSION) || defined(CONFIG_SPI_FLASH_WINBOND)
  45. static int spi_flash_set_qeb_winspan(struct spi_flash *flash)
  46. {
  47. u8 qeb_status;
  48. int ret;
  49. ret = spi_flash_cmd_read_config(flash, &qeb_status);
  50. if (ret < 0)
  51. return ret;
  52. if (qeb_status & STATUS_QEB_WINSPAN) {
  53. debug("SF: winspan: QEB is already set\n");
  54. } else {
  55. ret = spi_flash_cmd_write_config(flash, STATUS_QEB_WINSPAN);
  56. if (ret < 0)
  57. return ret;
  58. }
  59. return ret;
  60. }
  61. #endif
  62. static int spi_flash_set_qeb(struct spi_flash *flash, u8 idcode0)
  63. {
  64. switch (idcode0) {
  65. #ifdef CONFIG_SPI_FLASH_MACRONIX
  66. case SPI_FLASH_CFI_MFR_MACRONIX:
  67. return spi_flash_set_qeb_mxic(flash);
  68. #endif
  69. #if defined(CONFIG_SPI_FLASH_SPANSION) || defined(CONFIG_SPI_FLASH_WINBOND)
  70. case SPI_FLASH_CFI_MFR_SPANSION:
  71. case SPI_FLASH_CFI_MFR_WINBOND:
  72. return spi_flash_set_qeb_winspan(flash);
  73. #endif
  74. #ifdef CONFIG_SPI_FLASH_STMICRO
  75. case SPI_FLASH_CFI_MFR_STMICRO:
  76. debug("SF: QEB is volatile for %02x flash\n", idcode0);
  77. return 0;
  78. #endif
  79. default:
  80. printf("SF: Need set QEB func for %02x flash\n", idcode0);
  81. return -1;
  82. }
  83. }
  84. static struct spi_flash *spi_flash_validate_params(struct spi_slave *spi,
  85. u8 *idcode)
  86. {
  87. const struct spi_flash_params *params;
  88. struct spi_flash *flash;
  89. u8 cmd;
  90. u16 jedec = idcode[1] << 8 | idcode[2];
  91. u16 ext_jedec = idcode[3] << 8 | idcode[4];
  92. params = spi_flash_params_table;
  93. for (; params->name != NULL; params++) {
  94. if ((params->jedec >> 16) == idcode[0]) {
  95. if ((params->jedec & 0xFFFF) == jedec) {
  96. if (params->ext_jedec == 0)
  97. break;
  98. else if (params->ext_jedec == ext_jedec)
  99. break;
  100. }
  101. }
  102. }
  103. if (!params->name) {
  104. printf("SF: Unsupported flash IDs: ");
  105. printf("manuf %02x, jedec %04x, ext_jedec %04x\n",
  106. idcode[0], jedec, ext_jedec);
  107. return NULL;
  108. }
  109. flash = calloc(1, sizeof(*flash));
  110. if (!flash) {
  111. debug("SF: Failed to allocate spi_flash\n");
  112. return NULL;
  113. }
  114. /* Assign spi data */
  115. flash->spi = spi;
  116. flash->name = params->name;
  117. flash->memory_map = spi->memory_map;
  118. flash->dual_flash = flash->spi->option;
  119. /* Assign spi_flash ops */
  120. flash->write = spi_flash_cmd_write_ops;
  121. #ifdef CONFIG_SPI_FLASH_SST
  122. if (params->flags & SST_WP)
  123. flash->write = sst_write_wp;
  124. #endif
  125. flash->erase = spi_flash_cmd_erase_ops;
  126. flash->read = spi_flash_cmd_read_ops;
  127. /* Compute the flash size */
  128. flash->shift = (flash->dual_flash & SF_DUAL_PARALLEL_FLASH) ? 1 : 0;
  129. /*
  130. * The Spansion S25FL032P and S25FL064P have 256b pages, yet use the
  131. * 0x4d00 Extended JEDEC code. The rest of the Spansion flashes with
  132. * the 0x4d00 Extended JEDEC code have 512b pages. All of the others
  133. * have 256b pages.
  134. */
  135. if (ext_jedec == 0x4d00) {
  136. if ((jedec == 0x0215) || (jedec == 0x216))
  137. flash->page_size = 256;
  138. else
  139. flash->page_size = 512;
  140. } else {
  141. flash->page_size = 256;
  142. }
  143. flash->page_size <<= flash->shift;
  144. flash->sector_size = params->sector_size << flash->shift;
  145. flash->size = flash->sector_size * params->nr_sectors << flash->shift;
  146. #ifdef CONFIG_SF_DUAL_FLASH
  147. if (flash->dual_flash & SF_DUAL_STACKED_FLASH)
  148. flash->size <<= 1;
  149. #endif
  150. /* Compute erase sector and command */
  151. if (params->flags & SECT_4K) {
  152. flash->erase_cmd = CMD_ERASE_4K;
  153. flash->erase_size = 4096 << flash->shift;
  154. } else if (params->flags & SECT_32K) {
  155. flash->erase_cmd = CMD_ERASE_32K;
  156. flash->erase_size = 32768 << flash->shift;
  157. } else {
  158. flash->erase_cmd = CMD_ERASE_64K;
  159. flash->erase_size = flash->sector_size;
  160. }
  161. /* Look for the fastest read cmd */
  162. cmd = fls(params->e_rd_cmd & flash->spi->op_mode_rx);
  163. if (cmd) {
  164. cmd = spi_read_cmds_array[cmd - 1];
  165. flash->read_cmd = cmd;
  166. } else {
  167. /* Go for default supported read cmd */
  168. flash->read_cmd = CMD_READ_ARRAY_FAST;
  169. }
  170. /* Not require to look for fastest only two write cmds yet */
  171. if (params->flags & WR_QPP && flash->spi->op_mode_tx & SPI_OPM_TX_QPP)
  172. flash->write_cmd = CMD_QUAD_PAGE_PROGRAM;
  173. else
  174. /* Go for default supported write cmd */
  175. flash->write_cmd = CMD_PAGE_PROGRAM;
  176. /* Read dummy_byte: dummy byte is determined based on the
  177. * dummy cycles of a particular command.
  178. * Fast commands - dummy_byte = dummy_cycles/8
  179. * I/O commands- dummy_byte = (dummy_cycles * no.of lines)/8
  180. * For I/O commands except cmd[0] everything goes on no.of lines
  181. * based on particular command but incase of fast commands except
  182. * data all go on single line irrespective of command.
  183. */
  184. switch (flash->read_cmd) {
  185. case CMD_READ_QUAD_IO_FAST:
  186. flash->dummy_byte = 2;
  187. break;
  188. case CMD_READ_ARRAY_SLOW:
  189. flash->dummy_byte = 0;
  190. break;
  191. default:
  192. flash->dummy_byte = 1;
  193. }
  194. /* Poll cmd selection */
  195. flash->poll_cmd = CMD_READ_STATUS;
  196. #ifdef CONFIG_SPI_FLASH_STMICRO
  197. if (params->flags & E_FSR)
  198. flash->poll_cmd = CMD_FLAG_STATUS;
  199. #endif
  200. /* Configure the BAR - discover bank cmds and read current bank */
  201. #ifdef CONFIG_SPI_FLASH_BAR
  202. u8 curr_bank = 0;
  203. if (flash->size > SPI_FLASH_16MB_BOUN) {
  204. flash->bank_read_cmd = (idcode[0] == 0x01) ?
  205. CMD_BANKADDR_BRRD : CMD_EXTNADDR_RDEAR;
  206. flash->bank_write_cmd = (idcode[0] == 0x01) ?
  207. CMD_BANKADDR_BRWR : CMD_EXTNADDR_WREAR;
  208. if (spi_flash_read_common(flash, &flash->bank_read_cmd, 1,
  209. &curr_bank, 1)) {
  210. debug("SF: fail to read bank addr register\n");
  211. return NULL;
  212. }
  213. flash->bank_curr = curr_bank;
  214. } else {
  215. flash->bank_curr = curr_bank;
  216. }
  217. #endif
  218. /* Flash powers up read-only, so clear BP# bits */
  219. #if defined(CONFIG_SPI_FLASH_ATMEL) || \
  220. defined(CONFIG_SPI_FLASH_MACRONIX) || \
  221. defined(CONFIG_SPI_FLASH_SST)
  222. spi_flash_cmd_write_status(flash, 0);
  223. #endif
  224. return flash;
  225. }
  226. #ifdef CONFIG_OF_CONTROL
  227. int spi_flash_decode_fdt(const void *blob, struct spi_flash *flash)
  228. {
  229. fdt_addr_t addr;
  230. fdt_size_t size;
  231. int node;
  232. /* If there is no node, do nothing */
  233. node = fdtdec_next_compatible(blob, 0, COMPAT_GENERIC_SPI_FLASH);
  234. if (node < 0)
  235. return 0;
  236. addr = fdtdec_get_addr_size(blob, node, "memory-map", &size);
  237. if (addr == FDT_ADDR_T_NONE) {
  238. debug("%s: Cannot decode address\n", __func__);
  239. return 0;
  240. }
  241. if (flash->size != size) {
  242. debug("%s: Memory map must cover entire device\n", __func__);
  243. return -1;
  244. }
  245. flash->memory_map = map_sysmem(addr, size);
  246. return 0;
  247. }
  248. #endif /* CONFIG_OF_CONTROL */
  249. #ifdef CONFIG_SYS_SPI_ST_ENABLE_WP_PIN
  250. /* enable the W#/Vpp signal to disable writing to the status register */
  251. static int spi_enable_wp_pin(struct spi_flash *flash)
  252. {
  253. u8 status;
  254. int ret;
  255. ret = spi_flash_cmd_read_status(flash, &status);
  256. if (ret < 0)
  257. return ret;
  258. ret = spi_flash_cmd_write_status(flash, STATUS_SRWD);
  259. if (ret < 0)
  260. return ret;
  261. ret = spi_flash_cmd_write_disable(flash);
  262. if (ret < 0)
  263. return ret;
  264. return 0;
  265. }
  266. #else
  267. static int spi_enable_wp_pin(struct spi_flash *flash)
  268. {
  269. return 0;
  270. }
  271. #endif
  272. static struct spi_flash *spi_flash_probe_slave(struct spi_slave *spi)
  273. {
  274. struct spi_flash *flash = NULL;
  275. u8 idcode[5];
  276. int ret;
  277. /* Setup spi_slave */
  278. if (!spi) {
  279. printf("SF: Failed to set up slave\n");
  280. return NULL;
  281. }
  282. /* Claim spi bus */
  283. ret = spi_claim_bus(spi);
  284. if (ret) {
  285. debug("SF: Failed to claim SPI bus: %d\n", ret);
  286. goto err_claim_bus;
  287. }
  288. /* Read the ID codes */
  289. ret = spi_flash_cmd(spi, CMD_READ_ID, idcode, sizeof(idcode));
  290. if (ret) {
  291. printf("SF: Failed to get idcodes\n");
  292. goto err_read_id;
  293. }
  294. #ifdef DEBUG
  295. printf("SF: Got idcodes\n");
  296. print_buffer(0, idcode, 1, sizeof(idcode), 0);
  297. #endif
  298. /* Validate params from spi_flash_params table */
  299. flash = spi_flash_validate_params(spi, idcode);
  300. if (!flash)
  301. goto err_read_id;
  302. /* Set the quad enable bit - only for quad commands */
  303. if ((flash->read_cmd == CMD_READ_QUAD_OUTPUT_FAST) ||
  304. (flash->read_cmd == CMD_READ_QUAD_IO_FAST) ||
  305. (flash->write_cmd == CMD_QUAD_PAGE_PROGRAM)) {
  306. if (spi_flash_set_qeb(flash, idcode[0])) {
  307. debug("SF: Fail to set QEB for %02x\n", idcode[0]);
  308. return NULL;
  309. }
  310. }
  311. #ifdef CONFIG_OF_CONTROL
  312. if (spi_flash_decode_fdt(gd->fdt_blob, flash)) {
  313. debug("SF: FDT decode error\n");
  314. goto err_read_id;
  315. }
  316. #endif
  317. #ifndef CONFIG_SPL_BUILD
  318. printf("SF: Detected %s with page size ", flash->name);
  319. print_size(flash->page_size, ", erase size ");
  320. print_size(flash->erase_size, ", total ");
  321. print_size(flash->size, "");
  322. if (flash->memory_map)
  323. printf(", mapped at %p", flash->memory_map);
  324. puts("\n");
  325. #endif
  326. #ifndef CONFIG_SPI_FLASH_BAR
  327. if (((flash->dual_flash == SF_SINGLE_FLASH) &&
  328. (flash->size > SPI_FLASH_16MB_BOUN)) ||
  329. ((flash->dual_flash > SF_SINGLE_FLASH) &&
  330. (flash->size > SPI_FLASH_16MB_BOUN << 1))) {
  331. puts("SF: Warning - Only lower 16MiB accessible,");
  332. puts(" Full access #define CONFIG_SPI_FLASH_BAR\n");
  333. }
  334. #endif
  335. if (spi_enable_wp_pin(flash))
  336. puts("Enable WP pin failed\n");
  337. /* Release spi bus */
  338. spi_release_bus(spi);
  339. return flash;
  340. err_read_id:
  341. spi_release_bus(spi);
  342. err_claim_bus:
  343. spi_free_slave(spi);
  344. return NULL;
  345. }
  346. struct spi_flash *spi_flash_probe(unsigned int bus, unsigned int cs,
  347. unsigned int max_hz, unsigned int spi_mode)
  348. {
  349. struct spi_slave *spi;
  350. spi = spi_setup_slave(bus, cs, max_hz, spi_mode);
  351. return spi_flash_probe_slave(spi);
  352. }
  353. #ifdef CONFIG_OF_SPI_FLASH
  354. struct spi_flash *spi_flash_probe_fdt(const void *blob, int slave_node,
  355. int spi_node)
  356. {
  357. struct spi_slave *spi;
  358. spi = spi_setup_slave_fdt(blob, slave_node, spi_node);
  359. return spi_flash_probe_slave(spi);
  360. }
  361. #endif
  362. void spi_flash_free(struct spi_flash *flash)
  363. {
  364. spi_free_slave(flash->spi);
  365. free(flash);
  366. }