qemu.h 720 B

123456789101112131415161718192021222324252627282930313233343536
  1. /*
  2. * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef _ARCH_QEMU_H_
  7. #define _ARCH_QEMU_H_
  8. /* Programmable Attribute Map (PAM) Registers */
  9. #define I440FX_PAM 0x59
  10. #define Q35_PAM 0x90
  11. #define PAM_NUM 7
  12. #define PAM_RW 0x33
  13. /* X-Bus Chip Select Register */
  14. #define XBCS 0x4e
  15. #define APIC_EN (1 << 8)
  16. /* IDE Timing Register */
  17. #define IDE0_TIM 0x40
  18. #define IDE1_TIM 0x42
  19. #define IDE_DECODE_EN (1 << 15)
  20. /* PCIe ECAM Base Address Register */
  21. #define PCIEX_BAR 0x60
  22. #define BAR_EN (1 << 0)
  23. /* I/O Ports */
  24. #define CMOS_ADDR_PORT 0x70
  25. #define CMOS_DATA_PORT 0x71
  26. #define LOW_RAM_ADDR 0x34
  27. #define HIGH_RAM_ADDR 0x35
  28. #endif /* _ARCH_QEMU_H_ */