reginfo.c 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * (C) Copyright 2000
  3. * Subodh Nijsure, SkyStream Networks, snijsure@skystream.com
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <mpc8xx.h>
  9. #include <asm/io.h>
  10. #include <asm/ppc.h>
  11. void print_reginfo(void)
  12. {
  13. immap_t __iomem *immap = (immap_t __iomem *)CONFIG_SYS_IMMR;
  14. memctl8xx_t __iomem *memctl = &immap->im_memctl;
  15. sysconf8xx_t __iomem *sysconf = &immap->im_siu_conf;
  16. sit8xx_t __iomem *timers = &immap->im_sit;
  17. /* Hopefully more PowerPC knowledgable people will add code to display
  18. * other useful registers
  19. */
  20. printf("\nSystem Configuration registers\n"
  21. "\tIMMR\t0x%08X\n", get_immr(0));
  22. printf("\tSIUMCR\t0x%08X", in_be32(&sysconf->sc_siumcr));
  23. printf("\tSYPCR\t0x%08X\n", in_be32(&sysconf->sc_sypcr));
  24. printf("\tSWT\t0x%08X", in_be32(&sysconf->sc_swt));
  25. printf("\tSWSR\t0x%04X\n", in_be16(&sysconf->sc_swsr));
  26. printf("\tSIPEND\t0x%08X\tSIMASK\t0x%08X\n",
  27. in_be32(&sysconf->sc_sipend), in_be32(&sysconf->sc_simask));
  28. printf("\tSIEL\t0x%08X\tSIVEC\t0x%08X\n",
  29. in_be32(&sysconf->sc_siel), in_be32(&sysconf->sc_sivec));
  30. printf("\tTESR\t0x%08X\tSDCR\t0x%08X\n",
  31. in_be32(&sysconf->sc_tesr), in_be32(&sysconf->sc_sdcr));
  32. printf("Memory Controller Registers\n");
  33. printf("\tBR0\t0x%08X\tOR0\t0x%08X\n", in_be32(&memctl->memc_br0),
  34. in_be32(&memctl->memc_or0));
  35. printf("\tBR1\t0x%08X\tOR1\t0x%08X\n", in_be32(&memctl->memc_br1),
  36. in_be32(&memctl->memc_or1));
  37. printf("\tBR2\t0x%08X\tOR2\t0x%08X\n", in_be32(&memctl->memc_br2),
  38. in_be32(&memctl->memc_or2));
  39. printf("\tBR3\t0x%08X\tOR3\t0x%08X\n", in_be32(&memctl->memc_br3),
  40. in_be32(&memctl->memc_or3));
  41. printf("\tBR4\t0x%08X\tOR4\t0x%08X\n", in_be32(&memctl->memc_br4),
  42. in_be32(&memctl->memc_or4));
  43. printf("\tBR5\t0x%08X\tOR5\t0x%08X\n", in_be32(&memctl->memc_br5),
  44. in_be32(&memctl->memc_or5));
  45. printf("\tBR6\t0x%08X\tOR6\t0x%08X\n", in_be32(&memctl->memc_br6),
  46. in_be32(&memctl->memc_or6));
  47. printf("\tBR7\t0x%08X\tOR7\t0x%08X\n", in_be32(&memctl->memc_br7),
  48. in_be32(&memctl->memc_or7));
  49. printf("\n\tmamr\t0x%08X\tmbmr\t0x%08X\n", in_be32(&memctl->memc_mamr),
  50. in_be32(&memctl->memc_mbmr));
  51. printf("\tmstat\t0x%04X\tmptpr\t0x%04X\n", in_be16(&memctl->memc_mstat),
  52. in_be16(&memctl->memc_mptpr));
  53. printf("\tmdr\t0x%08X\n", in_be32(&memctl->memc_mdr));
  54. printf("\nSystem Integration Timers\n");
  55. printf("\tTBSCR\t0x%04X\tRTCSC\t0x%04X\n",
  56. in_be16(&timers->sit_tbscr), in_be16(&timers->sit_rtcsc));
  57. printf("\tPISCR\t0x%04X\n", in_be16(&timers->sit_piscr));
  58. /*
  59. * May be some CPM info here?
  60. */
  61. }