p1010_serdes.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Author: Prabhakar Kushwaha <prabhakar@freescale.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <config.h>
  8. #include <common.h>
  9. #include <asm/io.h>
  10. #include <asm/immap_85xx.h>
  11. #include <asm/fsl_serdes.h>
  12. #define SRDS1_MAX_LANES 4
  13. #define SRDS2_MAX_LANES 2
  14. static u32 serdes1_prtcl_map, serdes2_prtcl_map;
  15. static const u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  16. [0x00] = {NONE, NONE, NONE, NONE},
  17. [0x01] = {PCIE1, PCIE2, SGMII_TSEC2, SGMII_TSEC3},
  18. [0x02] = {PCIE1, SGMII_TSEC1, SGMII_TSEC2, SGMII_TSEC3},
  19. [0x03] = {NONE, SGMII_TSEC1, SGMII_TSEC2, SGMII_TSEC3},
  20. };
  21. static const u8 serdes2_cfg_tbl[][SRDS2_MAX_LANES] = {
  22. [0x00] = {NONE, NONE},
  23. [0x01] = {SATA1, SATA2},
  24. [0x02] = {SATA1, SATA2},
  25. [0x03] = {PCIE1, PCIE2},
  26. };
  27. int is_serdes_configured(enum srds_prtcl device)
  28. {
  29. int ret;
  30. if (!(serdes1_prtcl_map & (1 << NONE)))
  31. fsl_serdes_init();
  32. ret = (1 << device) & serdes1_prtcl_map;
  33. if (ret)
  34. return ret;
  35. if (!(serdes2_prtcl_map & (1 << NONE)))
  36. fsl_serdes_init();
  37. return (1 << device) & serdes2_prtcl_map;
  38. }
  39. void fsl_serdes_init(void)
  40. {
  41. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  42. u32 pordevsr = in_be32(&gur->pordevsr);
  43. u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  44. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  45. int lane;
  46. if (serdes1_prtcl_map & (1 << NONE) &&
  47. serdes2_prtcl_map & (1 << NONE))
  48. return;
  49. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  50. if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  51. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  52. return;
  53. }
  54. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  55. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane];
  56. serdes1_prtcl_map |= (1 << lane_prtcl);
  57. }
  58. /* Set the first bit to indicate serdes has been initialized */
  59. serdes1_prtcl_map |= (1 << NONE);
  60. if (srds_cfg >= ARRAY_SIZE(serdes2_cfg_tbl)) {
  61. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  62. return;
  63. }
  64. for (lane = 0; lane < SRDS2_MAX_LANES; lane++) {
  65. enum srds_prtcl lane_prtcl = serdes2_cfg_tbl[srds_cfg][lane];
  66. serdes2_prtcl_map |= (1 << lane_prtcl);
  67. }
  68. /* Set the first bit to indicate serdes has been initialized */
  69. serdes2_prtcl_map |= (1 << NONE);
  70. }