clock_manager.h 505 B

123456789101112131415161718192021
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
  4. */
  5. #ifndef _CLOCK_MANAGER_H_
  6. #define _CLOCK_MANAGER_H_
  7. #ifndef __ASSEMBLER__
  8. void cm_wait_for_lock(u32 mask);
  9. int cm_wait_for_fsm(void);
  10. void cm_print_clock_quick_summary(void);
  11. #endif
  12. #if defined(CONFIG_TARGET_SOCFPGA_GEN5)
  13. #include <asm/arch/clock_manager_gen5.h>
  14. #elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
  15. #include <asm/arch/clock_manager_arria10.h>
  16. #endif
  17. #endif /* _CLOCK_MANAGER_H_ */