1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586 |
- /* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
- /*
- * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
- */
- #ifndef _MACH_STM32_H_
- #define _MACH_STM32_H_
- /*
- * Peripheral memory map
- * only address used before device tree parsing
- */
- #define STM32_RCC_BASE 0x50000000
- #define STM32_PWR_BASE 0x50001000
- #define STM32_DBGMCU_BASE 0x50081000
- #define STM32_TZC_BASE 0x5C006000
- #define STM32_ETZPC_BASE 0x5C007000
- #define STM32_TAMP_BASE 0x5C00A000
- #define STM32_SYSRAM_BASE 0x2FFC0000
- #define STM32_SYSRAM_SIZE SZ_256K
- #define STM32_DDR_BASE 0xC0000000
- #define STM32_DDR_SIZE SZ_1G
- #ifndef __ASSEMBLY__
- /* enumerated used to identify the SYSCON driver instance */
- enum {
- STM32MP_SYSCON_UNKNOWN,
- STM32MP_SYSCON_STGEN,
- };
- /*
- * enumerated for boot interface from Bootrom, used in TAMP_BOOT_CONTEXT
- * - boot device = bit 8:4
- * - boot instance = bit 3:0
- */
- #define BOOT_TYPE_MASK 0xF0
- #define BOOT_TYPE_SHIFT 4
- #define BOOT_INSTANCE_MASK 0x0F
- #define BOOT_INSTANCE_SHIFT 0
- enum boot_device {
- BOOT_FLASH_SD = 0x10,
- BOOT_FLASH_SD_1 = 0x11,
- BOOT_FLASH_SD_2 = 0x12,
- BOOT_FLASH_SD_3 = 0x13,
- BOOT_FLASH_EMMC = 0x20,
- BOOT_FLASH_EMMC_1 = 0x21,
- BOOT_FLASH_EMMC_2 = 0x22,
- BOOT_FLASH_EMMC_3 = 0x23,
- BOOT_FLASH_NAND = 0x30,
- BOOT_FLASH_NAND_FMC = 0x31,
- BOOT_FLASH_NOR = 0x40,
- BOOT_FLASH_NOR_QSPI = 0x41,
- BOOT_SERIAL_UART = 0x50,
- BOOT_SERIAL_UART_1 = 0x51,
- BOOT_SERIAL_UART_2 = 0x52,
- BOOT_SERIAL_UART_3 = 0x53,
- BOOT_SERIAL_UART_4 = 0x54,
- BOOT_SERIAL_UART_5 = 0x55,
- BOOT_SERIAL_UART_6 = 0x56,
- BOOT_SERIAL_UART_7 = 0x57,
- BOOT_SERIAL_UART_8 = 0x58,
- BOOT_SERIAL_USB = 0x60,
- BOOT_SERIAL_USB_OTG = 0x62,
- };
- /* TAMP registers */
- #define TAMP_BACKUP_REGISTER(x) (STM32_TAMP_BASE + 0x100 + 4 * x)
- #define TAMP_BACKUP_MAGIC_NUMBER TAMP_BACKUP_REGISTER(4)
- #define TAMP_BACKUP_BRANCH_ADDRESS TAMP_BACKUP_REGISTER(5)
- #define TAMP_BOOT_CONTEXT TAMP_BACKUP_REGISTER(20)
- #define TAMP_BOOT_MODE_MASK GENMASK(15, 8)
- #define TAMP_BOOT_MODE_SHIFT 8
- #define TAMP_BOOT_DEVICE_MASK GENMASK(7, 4)
- #define TAMP_BOOT_INSTANCE_MASK GENMASK(3, 0)
- #endif /* __ASSEMBLY__*/
- #endif /* _MACH_STM32_H_ */
|