sandbox.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /dts-v1/;
  2. / {
  3. #address-cells = <1>;
  4. #size-cells = <1>;
  5. aliases {
  6. eth5 = "/eth@90000000";
  7. pci0 = &pci;
  8. };
  9. chosen {
  10. stdout-path = "/serial";
  11. };
  12. /* Needs to be available prior to relocation */
  13. uart0: serial {
  14. compatible = "sandbox,serial";
  15. sandbox,text-colour = "cyan";
  16. };
  17. triangle {
  18. compatible = "demo-shape";
  19. colour = "cyan";
  20. sides = <3>;
  21. character = <83>;
  22. light-gpios = <&gpio_a 2>, <&gpio_b 6 0>;
  23. };
  24. square {
  25. compatible = "demo-shape";
  26. colour = "blue";
  27. sides = <4>;
  28. };
  29. hexagon {
  30. compatible = "demo-simple";
  31. colour = "white";
  32. sides = <6>;
  33. };
  34. cros_ec: cros-ec@0 {
  35. reg = <0 0>;
  36. compatible = "google,cros-ec-sandbox";
  37. /*
  38. * This describes the flash memory within the EC. Note
  39. * that the STM32L flash erases to 0, not 0xff.
  40. */
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. flash@8000000 {
  44. reg = <0x08000000 0x20000>;
  45. erase-value = <0>;
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. /* Information for sandbox */
  49. ro {
  50. reg = <0 0xf000>;
  51. };
  52. wp-ro {
  53. reg = <0xf000 0x1000>;
  54. };
  55. rw {
  56. reg = <0x10000 0x10000>;
  57. };
  58. };
  59. };
  60. lcd {
  61. compatible = "sandbox,lcd-sdl";
  62. xres = <800>;
  63. yres = <600>;
  64. };
  65. gpio_a: gpios@0 {
  66. gpio-controller;
  67. compatible = "sandbox,gpio";
  68. #gpio-cells = <1>;
  69. gpio-bank-name = "a";
  70. num-gpios = <20>;
  71. };
  72. gpio_b: gpios@1 {
  73. gpio-controller;
  74. compatible = "sandbox,gpio";
  75. #gpio-cells = <2>;
  76. gpio-bank-name = "b";
  77. num-gpios = <10>;
  78. };
  79. i2c@0 {
  80. #address-cells = <1>;
  81. #size-cells = <0>;
  82. reg = <0 0>;
  83. compatible = "sandbox,i2c";
  84. clock-frequency = <400000>;
  85. eeprom@2c {
  86. reg = <0x2c>;
  87. compatible = "i2c-eeprom";
  88. emul {
  89. compatible = "sandbox,i2c-eeprom";
  90. sandbox,filename = "i2c.bin";
  91. sandbox,size = <128>;
  92. };
  93. };
  94. };
  95. spi@0 {
  96. #address-cells = <1>;
  97. #size-cells = <0>;
  98. reg = <0 0>;
  99. compatible = "sandbox,spi";
  100. cs-gpios = <0>, <&gpio_a 0>;
  101. firmware_storage_spi: flash@0 {
  102. reg = <0>;
  103. compatible = "spansion,m25p16", "sandbox,spi-flash";
  104. spi-max-frequency = <40000000>;
  105. sandbox,filename = "spi.bin";
  106. };
  107. };
  108. pci: pci-controller {
  109. compatible = "sandbox,pci";
  110. device_type = "pci";
  111. #address-cells = <3>;
  112. #size-cells = <2>;
  113. ranges = <0x02000000 0 0x10000000 0x10000000 0 0x2000
  114. 0x01000000 0 0x20000000 0x20000000 0 0x2000>;
  115. pci@1f,0 {
  116. compatible = "pci-generic";
  117. reg = <0xf800 0 0 0 0>;
  118. emul@1f,0 {
  119. compatible = "sandbox,swap-case";
  120. };
  121. };
  122. };
  123. eth@10002000 {
  124. compatible = "sandbox,eth";
  125. reg = <0x10002000 0x1000>;
  126. fake-host-hwaddr = [00 00 66 44 22 00];
  127. };
  128. eth@80000000 {
  129. compatible = "sandbox,eth-raw";
  130. reg = <0x80000000 0x1000>;
  131. host-raw-interface = "eth0";
  132. };
  133. eth@90000000 {
  134. compatible = "sandbox,eth-raw";
  135. reg = <0x90000000 0x1000>;
  136. host-raw-interface = "lo";
  137. };
  138. };
  139. #include "cros-ec-keyboard.dtsi"