periph.h 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics
  3. * Rajeshwari Shinde <rajeshwari.s@samsung.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __ASM_ARM_ARCH_PERIPH_H
  8. #define __ASM_ARM_ARCH_PERIPH_H
  9. /*
  10. * Peripherals required for pinmux configuration. List will
  11. * grow with support for more devices getting added.
  12. * Numbering based on interrupt table.
  13. *
  14. */
  15. enum periph_id {
  16. PERIPH_ID_UART0 = 51,
  17. PERIPH_ID_UART1,
  18. PERIPH_ID_UART2,
  19. PERIPH_ID_UART3,
  20. PERIPH_ID_I2C0 = 56,
  21. PERIPH_ID_I2C1,
  22. PERIPH_ID_I2C2,
  23. PERIPH_ID_I2C3,
  24. PERIPH_ID_I2C4,
  25. PERIPH_ID_I2C5,
  26. PERIPH_ID_I2C6,
  27. PERIPH_ID_I2C7,
  28. PERIPH_ID_SPI0 = 68,
  29. PERIPH_ID_SPI1,
  30. PERIPH_ID_SPI2,
  31. PERIPH_ID_SDMMC0 = 75,
  32. PERIPH_ID_SDMMC1,
  33. PERIPH_ID_SDMMC2,
  34. PERIPH_ID_SDMMC3,
  35. PERIPH_ID_I2S0 = 98,
  36. PERIPH_ID_I2S1 = 99,
  37. /* Since following peripherals do
  38. * not have shared peripheral interrupts (SPIs)
  39. * they are numbered arbitiraly after the maximum
  40. * SPIs Exynos has (128)
  41. */
  42. PERIPH_ID_SROMC = 128,
  43. PERIPH_ID_SPI3,
  44. PERIPH_ID_SPI4,
  45. PERIPH_ID_SDMMC4,
  46. PERIPH_ID_PWM0,
  47. PERIPH_ID_PWM1,
  48. PERIPH_ID_PWM2,
  49. PERIPH_ID_PWM3,
  50. PERIPH_ID_PWM4,
  51. PERIPH_ID_COUNT,
  52. PERIPH_ID_NONE = -1,
  53. };
  54. #endif /* __ASM_ARM_ARCH_PERIPH_H */