pnp_def.h 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
  3. *
  4. * Adapted from coreboot src/include/device/pnp_def.h
  5. * and arch/x86/include/arch/io.h
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef _ASM_PNP_DEF_H_
  10. #define _ASM_PNP_DEF_H_
  11. #include <asm/io.h>
  12. #define PNP_IDX_EN 0x30
  13. #define PNP_IDX_IO0 0x60
  14. #define PNP_IDX_IO1 0x62
  15. #define PNP_IDX_IO2 0x64
  16. #define PNP_IDX_IO3 0x66
  17. #define PNP_IDX_IRQ0 0x70
  18. #define PNP_IDX_IRQ1 0x72
  19. #define PNP_IDX_DRQ0 0x74
  20. #define PNP_IDX_DRQ1 0x75
  21. #define PNP_IDX_MSC0 0xf0
  22. #define PNP_IDX_MSC1 0xf1
  23. /* Generic functions for pnp devices */
  24. /*
  25. * pnp device is a 16-bit integer composed of its i/o port address at high byte
  26. * and logic function number at low byte.
  27. */
  28. #define PNP_DEV(PORT, FUNC) (((PORT) << 8) | (FUNC))
  29. static inline void pnp_write_config(uint16_t dev, uint8_t reg, uint8_t value)
  30. {
  31. uint8_t port = dev >> 8;
  32. outb(reg, port);
  33. outb(value, port + 1);
  34. }
  35. static inline uint8_t pnp_read_config(uint16_t dev, uint8_t reg)
  36. {
  37. uint8_t port = dev >> 8;
  38. outb(reg, port);
  39. return inb(port + 1);
  40. }
  41. static inline void pnp_set_logical_device(uint16_t dev)
  42. {
  43. uint8_t device = dev & 0xff;
  44. pnp_write_config(dev, 0x07, device);
  45. }
  46. static inline void pnp_set_enable(uint16_t dev, int enable)
  47. {
  48. pnp_write_config(dev, PNP_IDX_EN, enable ? 1 : 0);
  49. }
  50. static inline int pnp_read_enable(uint16_t dev)
  51. {
  52. return !!pnp_read_config(dev, PNP_IDX_EN);
  53. }
  54. static inline void pnp_set_iobase(uint16_t dev, uint8_t index, uint16_t iobase)
  55. {
  56. pnp_write_config(dev, index + 0, (iobase >> 8) & 0xff);
  57. pnp_write_config(dev, index + 1, iobase & 0xff);
  58. }
  59. static inline uint16_t pnp_read_iobase(uint16_t dev, uint8_t index)
  60. {
  61. return ((uint16_t)(pnp_read_config(dev, index)) << 8) |
  62. pnp_read_config(dev, index + 1);
  63. }
  64. static inline void pnp_set_irq(uint16_t dev, uint8_t index, unsigned irq)
  65. {
  66. pnp_write_config(dev, index, irq);
  67. }
  68. static inline void pnp_set_drq(uint16_t dev, uint8_t index, unsigned drq)
  69. {
  70. pnp_write_config(dev, index, drq & 0xff);
  71. }
  72. #endif /* _ASM_PNP_DEF_H_ */