ddr3_training_ip_static.h 876 B

12345678910111213141516171819202122232425262728293031
  1. /*
  2. * Copyright (C) Marvell International Ltd. and its affiliates
  3. *
  4. * SPDX-License-Identifier: GPL-2.0
  5. */
  6. #ifndef _DDR3_TRAINING_IP_STATIC_H_
  7. #define _DDR3_TRAINING_IP_STATIC_H_
  8. #include "ddr3_training_ip_def.h"
  9. #include "ddr3_training_ip.h"
  10. struct trip_delay_element {
  11. u32 dqs_delay; /* DQS delay (m_sec) */
  12. u32 ck_delay; /* CK Delay (m_sec) */
  13. };
  14. struct hws_tip_static_config_info {
  15. u32 silicon_delay;
  16. struct trip_delay_element *package_trace_arr;
  17. struct trip_delay_element *board_trace_arr;
  18. };
  19. int ddr3_tip_run_static_alg(u32 dev_num, enum hws_ddr_freq freq);
  20. int ddr3_tip_init_static_config_db(
  21. u32 dev_num, struct hws_tip_static_config_info *static_config_info);
  22. int ddr3_tip_init_specific_reg_config(u32 dev_num,
  23. struct reg_data *reg_config_arr);
  24. int ddr3_tip_static_phy_init_controller(u32 dev_num);
  25. #endif /* _DDR3_TRAINING_IP_STATIC_H_ */