serial_stm32.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /*
  2. * (C) Copyright 2015
  3. * Kamil Lulko, <kamil.lulko@gmail.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <dm.h>
  9. #include <asm/io.h>
  10. #include <serial.h>
  11. #include <asm/arch/stm32.h>
  12. #include <dm/platform_data/serial_stm32.h>
  13. struct stm32_usart {
  14. u32 sr;
  15. u32 dr;
  16. u32 brr;
  17. u32 cr1;
  18. u32 cr2;
  19. u32 cr3;
  20. u32 gtpr;
  21. };
  22. #define USART_CR1_RE (1 << 2)
  23. #define USART_CR1_TE (1 << 3)
  24. #define USART_CR1_UE (1 << 13)
  25. #define USART_SR_FLAG_RXNE (1 << 5)
  26. #define USART_SR_FLAG_TXE (1 << 7)
  27. #define USART_BRR_F_MASK 0xF
  28. #define USART_BRR_M_SHIFT 4
  29. #define USART_BRR_M_MASK 0xFFF0
  30. DECLARE_GLOBAL_DATA_PTR;
  31. #define MAX_SERIAL_PORTS 4
  32. /*
  33. * RCC USART specific definitions
  34. */
  35. #define RCC_ENR_USART1EN (1 << 4)
  36. #define RCC_ENR_USART2EN (1 << 17)
  37. #define RCC_ENR_USART3EN (1 << 18)
  38. #define RCC_ENR_USART6EN (1 << 5)
  39. /* Array used to figure out which RCC bit needs to be set */
  40. static const unsigned long usart_port_rcc_pairs[MAX_SERIAL_PORTS][2] = {
  41. { STM32_USART1_BASE, RCC_ENR_USART1EN },
  42. { STM32_USART2_BASE, RCC_ENR_USART2EN },
  43. { STM32_USART3_BASE, RCC_ENR_USART3EN },
  44. { STM32_USART6_BASE, RCC_ENR_USART6EN }
  45. };
  46. static int stm32_serial_setbrg(struct udevice *dev, int baudrate)
  47. {
  48. struct stm32_serial_platdata *plat = dev->platdata;
  49. struct stm32_usart *const usart = plat->base;
  50. u32 clock, int_div, frac_div, tmp;
  51. if (((u32)usart & STM32_BUS_MASK) == STM32_APB1PERIPH_BASE)
  52. clock = clock_get(CLOCK_APB1);
  53. else if (((u32)usart & STM32_BUS_MASK) == STM32_APB2PERIPH_BASE)
  54. clock = clock_get(CLOCK_APB2);
  55. else
  56. return -EINVAL;
  57. int_div = (25 * clock) / (4 * baudrate);
  58. tmp = ((int_div / 100) << USART_BRR_M_SHIFT) & USART_BRR_M_MASK;
  59. frac_div = int_div - (100 * (tmp >> USART_BRR_M_SHIFT));
  60. tmp |= (((frac_div * 16) + 50) / 100) & USART_BRR_F_MASK;
  61. writel(tmp, &usart->brr);
  62. return 0;
  63. }
  64. static int stm32_serial_getc(struct udevice *dev)
  65. {
  66. struct stm32_serial_platdata *plat = dev->platdata;
  67. struct stm32_usart *const usart = plat->base;
  68. if ((readl(&usart->sr) & USART_SR_FLAG_RXNE) == 0)
  69. return -EAGAIN;
  70. return readl(&usart->dr);
  71. }
  72. static int stm32_serial_putc(struct udevice *dev, const char c)
  73. {
  74. struct stm32_serial_platdata *plat = dev->platdata;
  75. struct stm32_usart *const usart = plat->base;
  76. if ((readl(&usart->sr) & USART_SR_FLAG_TXE) == 0)
  77. return -EAGAIN;
  78. writel(c, &usart->dr);
  79. return 0;
  80. }
  81. static int stm32_serial_pending(struct udevice *dev, bool input)
  82. {
  83. struct stm32_serial_platdata *plat = dev->platdata;
  84. struct stm32_usart *const usart = plat->base;
  85. if (input)
  86. return readl(&usart->sr) & USART_SR_FLAG_RXNE ? 1 : 0;
  87. else
  88. return readl(&usart->sr) & USART_SR_FLAG_TXE ? 0 : 1;
  89. }
  90. static int stm32_serial_probe(struct udevice *dev)
  91. {
  92. struct stm32_serial_platdata *plat = dev->platdata;
  93. struct stm32_usart *const usart = plat->base;
  94. int usart_port = -1;
  95. int i;
  96. for (i = 0; i < MAX_SERIAL_PORTS; i++) {
  97. if ((u32)usart == usart_port_rcc_pairs[i][0]) {
  98. usart_port = i;
  99. break;
  100. }
  101. }
  102. if (usart_port == -1)
  103. return -EINVAL;
  104. if (((u32)usart & STM32_BUS_MASK) == STM32_APB1PERIPH_BASE)
  105. setbits_le32(&STM32_RCC->apb1enr,
  106. usart_port_rcc_pairs[usart_port][1]);
  107. else if (((u32)usart & STM32_BUS_MASK) == STM32_APB2PERIPH_BASE)
  108. setbits_le32(&STM32_RCC->apb2enr,
  109. usart_port_rcc_pairs[usart_port][1]);
  110. else
  111. return -EINVAL;
  112. setbits_le32(&usart->cr1, USART_CR1_RE | USART_CR1_TE | USART_CR1_UE);
  113. return 0;
  114. }
  115. static const struct dm_serial_ops stm32_serial_ops = {
  116. .putc = stm32_serial_putc,
  117. .pending = stm32_serial_pending,
  118. .getc = stm32_serial_getc,
  119. .setbrg = stm32_serial_setbrg,
  120. };
  121. U_BOOT_DRIVER(serial_stm32) = {
  122. .name = "serial_stm32",
  123. .id = UCLASS_SERIAL,
  124. .ops = &stm32_serial_ops,
  125. .probe = stm32_serial_probe,
  126. .flags = DM_FLAG_PRE_RELOC,
  127. };