northstar2.c 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /*
  2. * (C) Copyright 2016 Broadcom Ltd.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <asm/system.h>
  8. #include <asm/armv8/mmu.h>
  9. static struct mm_region ns2_mem_map[] = {
  10. {
  11. .virt = 0x0UL,
  12. .phys = 0x0UL,
  13. .size = 0x80000000UL,
  14. .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
  15. PTE_BLOCK_NON_SHARE |
  16. PTE_BLOCK_PXN | PTE_BLOCK_UXN
  17. }, {
  18. .virt = 0x80000000UL,
  19. .phys = 0x80000000UL,
  20. .size = 0xff80000000UL,
  21. .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
  22. PTE_BLOCK_INNER_SHARE
  23. }, {
  24. /* List terminator */
  25. 0,
  26. }
  27. };
  28. struct mm_region *mem_map = ns2_mem_map;
  29. DECLARE_GLOBAL_DATA_PTR;
  30. int board_init(void)
  31. {
  32. return 0;
  33. }
  34. int dram_init(void)
  35. {
  36. gd->ram_size = get_ram_size((long *)CONFIG_SYS_SDRAM_BASE,
  37. PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE);
  38. return 0;
  39. }
  40. int dram_init_banksize(void)
  41. {
  42. gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
  43. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  44. gd->bd->bi_dram[1].start = CONFIG_SYS_SDRAM_BASE + PHYS_SDRAM_1_SIZE;
  45. gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
  46. return 0;
  47. }
  48. void reset_cpu(ulong addr)
  49. {
  50. psci_system_reset();
  51. }