uart.h 922 B

12345678910111213141516171819202122232425262728293031
  1. /*
  2. * (C) Copyright 2010,2011
  3. * NVIDIA Corporation <www.nvidia.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _UART_H_
  8. #define _UART_H_
  9. /* UART registers */
  10. struct uart_ctlr {
  11. uint uart_thr_dlab_0; /* UART_THR_DLAB_0_0, offset 00 */
  12. uint uart_ier_dlab_0; /* UART_IER_DLAB_0_0, offset 04 */
  13. uint uart_iir_fcr; /* UART_IIR_FCR_0, offset 08 */
  14. uint uart_lcr; /* UART_LCR_0, offset 0C */
  15. uint uart_mcr; /* UART_MCR_0, offset 10 */
  16. uint uart_lsr; /* UART_LSR_0, offset 14 */
  17. uint uart_msr; /* UART_MSR_0, offset 18 */
  18. uint uart_spr; /* UART_SPR_0, offset 1C */
  19. uint uart_irda_csr; /* UART_IRDA_CSR_0, offset 20 */
  20. uint uart_reserved[6]; /* Reserved, unused, offset 24-38*/
  21. uint uart_asr; /* UART_ASR_0, offset 3C */
  22. };
  23. #define NVRM_PLLP_FIXED_FREQ_KHZ 216000
  24. #define NV_DEFAULT_DEBUG_BAUD 115200
  25. #define UART_FCR_TRIGGER_3 0x30 /* Mask for trigger set at 3 */
  26. #endif /* UART_H */