immap_5282.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * MCF5282 Internal Memory Map
  3. *
  4. * Copyright (c) 2003 Josef Baumgartner <josef.baumgartner@telex.de>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __IMMAP_5282__
  9. #define __IMMAP_5282__
  10. #define MMAP_SCM (CONFIG_SYS_MBAR + 0x00000000)
  11. #define MMAP_SDRAMC (CONFIG_SYS_MBAR + 0x00000040)
  12. #define MMAP_FBCS (CONFIG_SYS_MBAR + 0x00000080)
  13. #define MMAP_DMA0 (CONFIG_SYS_MBAR + 0x00000100)
  14. #define MMAP_DMA1 (CONFIG_SYS_MBAR + 0x00000140)
  15. #define MMAP_DMA2 (CONFIG_SYS_MBAR + 0x00000180)
  16. #define MMAP_DMA3 (CONFIG_SYS_MBAR + 0x000001C0)
  17. #define MMAP_UART0 (CONFIG_SYS_MBAR + 0x00000200)
  18. #define MMAP_UART1 (CONFIG_SYS_MBAR + 0x00000240)
  19. #define MMAP_UART2 (CONFIG_SYS_MBAR + 0x00000280)
  20. #define MMAP_I2C (CONFIG_SYS_MBAR + 0x00000300)
  21. #define MMAP_QSPI (CONFIG_SYS_MBAR + 0x00000340)
  22. #define MMAP_DTMR0 (CONFIG_SYS_MBAR + 0x00000400)
  23. #define MMAP_DTMR1 (CONFIG_SYS_MBAR + 0x00000440)
  24. #define MMAP_DTMR2 (CONFIG_SYS_MBAR + 0x00000480)
  25. #define MMAP_DTMR3 (CONFIG_SYS_MBAR + 0x000004C0)
  26. #define MMAP_INTC0 (CONFIG_SYS_MBAR + 0x00000C00)
  27. #define MMAP_INTC1 (CONFIG_SYS_MBAR + 0x00000D00)
  28. #define MMAP_INTCACK (CONFIG_SYS_MBAR + 0x00000F00)
  29. #define MMAP_FEC (CONFIG_SYS_MBAR + 0x00001000)
  30. #define MMAP_FECFIFO (CONFIG_SYS_MBAR + 0x00001400)
  31. #define MMAP_GPIO (CONFIG_SYS_MBAR + 0x00100000)
  32. #define MMAP_CCM (CONFIG_SYS_MBAR + 0x00110000)
  33. #define MMAP_PLL (CONFIG_SYS_MBAR + 0x00120000)
  34. #define MMAP_EPORT (CONFIG_SYS_MBAR + 0x00130000)
  35. #define MMAP_WDOG (CONFIG_SYS_MBAR + 0x00140000)
  36. #define MMAP_PIT0 (CONFIG_SYS_MBAR + 0x00150000)
  37. #define MMAP_PIT1 (CONFIG_SYS_MBAR + 0x00160000)
  38. #define MMAP_PIT2 (CONFIG_SYS_MBAR + 0x00170000)
  39. #define MMAP_PIT3 (CONFIG_SYS_MBAR + 0x00180000)
  40. #define MMAP_QADC (CONFIG_SYS_MBAR + 0x00190000)
  41. #define MMAP_GPTMRA (CONFIG_SYS_MBAR + 0x001A0000)
  42. #define MMAP_GPTMRB (CONFIG_SYS_MBAR + 0x001B0000)
  43. #define MMAP_CAN (CONFIG_SYS_MBAR + 0x001C0000)
  44. #define MMAP_CFMC (CONFIG_SYS_MBAR + 0x001D0000)
  45. #define MMAP_CFMMEM (CONFIG_SYS_MBAR + 0x04000000)
  46. #include <asm/coldfire/eport.h>
  47. #include <asm/coldfire/flexbus.h>
  48. #include <asm/coldfire/flexcan.h>
  49. #include <asm/coldfire/intctrl.h>
  50. #include <asm/coldfire/qspi.h>
  51. /* System Control Module */
  52. typedef struct scm_ctrl {
  53. u32 ipsbar;
  54. u32 res1;
  55. u32 rambar;
  56. u32 res2;
  57. u8 crsr;
  58. u8 cwcr;
  59. u8 lpicr;
  60. u8 cwsr;
  61. u32 res3;
  62. u8 mpark;
  63. u8 res4[3];
  64. u8 pacr0;
  65. u8 pacr1;
  66. u8 pacr2;
  67. u8 pacr3;
  68. u8 pacr4;
  69. u8 res5;
  70. u8 pacr5;
  71. u8 pacr6;
  72. u8 pacr7;
  73. u8 res6;
  74. u8 pacr8;
  75. u8 res7;
  76. u8 gpacr0;
  77. u8 gpacr1;
  78. u16 res8;
  79. } scm_t;
  80. typedef struct canex_ctrl {
  81. can_msg_t msg[16]; /* 0x00 Message Buffer 0-15 */
  82. } canex_t;
  83. /* Clock Module registers */
  84. typedef struct pll_ctrl {
  85. u16 syncr; /* 0x00 synthesizer control register */
  86. u16 synsr; /* 0x02 synthesizer status register */
  87. } pll_t;
  88. /* Watchdog registers */
  89. typedef struct wdog_ctrl {
  90. ushort wcr;
  91. ushort wmr;
  92. ushort wcntr;
  93. ushort wsr;
  94. } wdog_t;
  95. #endif /* __IMMAP_5282__ */