common_timing_params.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Copyright 2008-2014 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * Version 2 as published by the Free Software Foundation.
  7. */
  8. #ifndef COMMON_TIMING_PARAMS_H
  9. #define COMMON_TIMING_PARAMS_H
  10. typedef struct {
  11. /* parameters to constrict */
  12. unsigned int tckmin_x_ps;
  13. unsigned int tckmax_ps;
  14. unsigned int trcd_ps;
  15. unsigned int trp_ps;
  16. unsigned int tras_ps;
  17. #if defined(CONFIG_SYS_FSL_DDR3) || defined(CONFIG_SYS_FSL_DDR4)
  18. unsigned int taamin_ps;
  19. #endif
  20. #ifdef CONFIG_SYS_FSL_DDR4
  21. unsigned int trfc1_ps;
  22. unsigned int trfc2_ps;
  23. unsigned int trfc4_ps;
  24. unsigned int trrds_ps;
  25. unsigned int trrdl_ps;
  26. unsigned int tccdl_ps;
  27. #else
  28. unsigned int twtr_ps; /* maximum = 63750 ps */
  29. unsigned int trfc_ps; /* maximum = 255 ns + 256 ns + .75 ns
  30. = 511750 ps */
  31. unsigned int trrd_ps; /* maximum = 63750 ps */
  32. unsigned int trtp_ps; /* byte 38, spd->trtp */
  33. #endif
  34. unsigned int twr_ps; /* maximum = 63750 ps */
  35. unsigned int trc_ps; /* maximum = 254 ns + .75 ns = 254750 ps */
  36. unsigned int refresh_rate_ps;
  37. unsigned int extended_op_srt;
  38. #if defined(CONFIG_SYS_FSL_DDR1) || defined(CONFIG_SYS_FSL_DDR2)
  39. unsigned int tis_ps; /* byte 32, spd->ca_setup */
  40. unsigned int tih_ps; /* byte 33, spd->ca_hold */
  41. unsigned int tds_ps; /* byte 34, spd->data_setup */
  42. unsigned int tdh_ps; /* byte 35, spd->data_hold */
  43. unsigned int tdqsq_max_ps; /* byte 44, spd->tdqsq */
  44. unsigned int tqhs_ps; /* byte 45, spd->tqhs */
  45. #endif
  46. unsigned int ndimms_present;
  47. unsigned int lowest_common_spd_caslat;
  48. unsigned int highest_common_derated_caslat;
  49. unsigned int additive_latency;
  50. unsigned int all_dimms_burst_lengths_bitmask;
  51. unsigned int all_dimms_registered;
  52. unsigned int all_dimms_unbuffered;
  53. unsigned int all_dimms_ecc_capable;
  54. unsigned long long total_mem;
  55. unsigned long long base_address;
  56. /* DDR3 RDIMM */
  57. unsigned char rcw[16]; /* Register Control Word 0-15 */
  58. } common_timing_params_t;
  59. #endif