mc.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289
  1. /*
  2. * Copyright (C) 2014 Freescale Semiconductor
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <errno.h>
  8. #include <asm/io.h>
  9. #include <libfdt.h>
  10. #include <fdt_support.h>
  11. #include <fsl-mc/fsl_mc.h>
  12. #include <fsl-mc/fsl_mc_sys.h>
  13. #include <fsl-mc/fsl_mc_private.h>
  14. #include <fsl-mc/fsl_dpmng.h>
  15. #include <fsl-mc/fsl_dprc.h>
  16. #include <fsl-mc/fsl_dpio.h>
  17. #include <fsl-mc/fsl_dpni.h>
  18. #include <fsl-mc/fsl_qbman_portal.h>
  19. #include <fsl-mc/ldpaa_wriop.h>
  20. #define MC_RAM_BASE_ADDR_ALIGNMENT (512UL * 1024 * 1024)
  21. #define MC_RAM_BASE_ADDR_ALIGNMENT_MASK (~(MC_RAM_BASE_ADDR_ALIGNMENT - 1))
  22. #define MC_RAM_SIZE_ALIGNMENT (256UL * 1024 * 1024)
  23. #define MC_MEM_SIZE_ENV_VAR "mcmemsize"
  24. #define MC_BOOT_TIMEOUT_ENV_VAR "mcboottimeout"
  25. DECLARE_GLOBAL_DATA_PTR;
  26. static int mc_boot_status = -1;
  27. static int mc_dpl_applied = -1;
  28. #ifdef CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET
  29. static int mc_aiop_applied = -1;
  30. #endif
  31. struct fsl_mc_io *root_mc_io = NULL;
  32. struct fsl_mc_io *dflt_mc_io = NULL; /* child container */
  33. uint16_t root_dprc_handle = 0;
  34. uint16_t dflt_dprc_handle = 0;
  35. int child_dprc_id;
  36. struct fsl_dpbp_obj *dflt_dpbp = NULL;
  37. struct fsl_dpio_obj *dflt_dpio = NULL;
  38. struct fsl_dpni_obj *dflt_dpni = NULL;
  39. #ifdef DEBUG
  40. void dump_ram_words(const char *title, void *addr)
  41. {
  42. int i;
  43. uint32_t *words = addr;
  44. printf("Dumping beginning of %s (%p):\n", title, addr);
  45. for (i = 0; i < 16; i++)
  46. printf("%#x ", words[i]);
  47. printf("\n");
  48. }
  49. void dump_mc_ccsr_regs(struct mc_ccsr_registers __iomem *mc_ccsr_regs)
  50. {
  51. printf("MC CCSR registers:\n"
  52. "reg_gcr1 %#x\n"
  53. "reg_gsr %#x\n"
  54. "reg_sicbalr %#x\n"
  55. "reg_sicbahr %#x\n"
  56. "reg_sicapr %#x\n"
  57. "reg_mcfbalr %#x\n"
  58. "reg_mcfbahr %#x\n"
  59. "reg_mcfapr %#x\n"
  60. "reg_psr %#x\n",
  61. mc_ccsr_regs->reg_gcr1,
  62. mc_ccsr_regs->reg_gsr,
  63. mc_ccsr_regs->reg_sicbalr,
  64. mc_ccsr_regs->reg_sicbahr,
  65. mc_ccsr_regs->reg_sicapr,
  66. mc_ccsr_regs->reg_mcfbalr,
  67. mc_ccsr_regs->reg_mcfbahr,
  68. mc_ccsr_regs->reg_mcfapr,
  69. mc_ccsr_regs->reg_psr);
  70. }
  71. #else
  72. #define dump_ram_words(title, addr)
  73. #define dump_mc_ccsr_regs(mc_ccsr_regs)
  74. #endif /* DEBUG */
  75. #ifndef CONFIG_SYS_LS_MC_FW_IN_DDR
  76. /**
  77. * Copying MC firmware or DPL image to DDR
  78. */
  79. static int mc_copy_image(const char *title,
  80. u64 image_addr, u32 image_size, u64 mc_ram_addr)
  81. {
  82. debug("%s copied to address %p\n", title, (void *)mc_ram_addr);
  83. memcpy((void *)mc_ram_addr, (void *)image_addr, image_size);
  84. flush_dcache_range(mc_ram_addr, mc_ram_addr + image_size);
  85. return 0;
  86. }
  87. /**
  88. * MC firmware FIT image parser checks if the image is in FIT
  89. * format, verifies integrity of the image and calculates
  90. * raw image address and size values.
  91. * Returns 0 on success and a negative errno on error.
  92. * task fail.
  93. **/
  94. int parse_mc_firmware_fit_image(u64 mc_fw_addr,
  95. const void **raw_image_addr,
  96. size_t *raw_image_size)
  97. {
  98. int format;
  99. void *fit_hdr;
  100. int node_offset;
  101. const void *data;
  102. size_t size;
  103. const char *uname = "firmware";
  104. fit_hdr = (void *)mc_fw_addr;
  105. /* Check if Image is in FIT format */
  106. format = genimg_get_format(fit_hdr);
  107. if (format != IMAGE_FORMAT_FIT) {
  108. printf("fsl-mc: ERR: Bad firmware image (not a FIT image)\n");
  109. return -EINVAL;
  110. }
  111. if (!fit_check_format(fit_hdr)) {
  112. printf("fsl-mc: ERR: Bad firmware image (bad FIT header)\n");
  113. return -EINVAL;
  114. }
  115. node_offset = fit_image_get_node(fit_hdr, uname);
  116. if (node_offset < 0) {
  117. printf("fsl-mc: ERR: Bad firmware image (missing subimage)\n");
  118. return -ENOENT;
  119. }
  120. /* Verify MC firmware image */
  121. if (!(fit_image_verify(fit_hdr, node_offset))) {
  122. printf("fsl-mc: ERR: Bad firmware image (bad CRC)\n");
  123. return -EINVAL;
  124. }
  125. /* Get address and size of raw image */
  126. fit_image_get_data(fit_hdr, node_offset, &data, &size);
  127. *raw_image_addr = data;
  128. *raw_image_size = size;
  129. return 0;
  130. }
  131. #endif
  132. /*
  133. * Calculates the values to be used to specify the address range
  134. * for the MC private DRAM block, in the MCFBALR/MCFBAHR registers.
  135. * It returns the highest 512MB-aligned address within the given
  136. * address range, in '*aligned_base_addr', and the number of 256 MiB
  137. * blocks in it, in 'num_256mb_blocks'.
  138. */
  139. static int calculate_mc_private_ram_params(u64 mc_private_ram_start_addr,
  140. size_t mc_ram_size,
  141. u64 *aligned_base_addr,
  142. u8 *num_256mb_blocks)
  143. {
  144. u64 addr;
  145. u16 num_blocks;
  146. if (mc_ram_size % MC_RAM_SIZE_ALIGNMENT != 0) {
  147. printf("fsl-mc: ERROR: invalid MC private RAM size (%lu)\n",
  148. mc_ram_size);
  149. return -EINVAL;
  150. }
  151. num_blocks = mc_ram_size / MC_RAM_SIZE_ALIGNMENT;
  152. if (num_blocks < 1 || num_blocks > 0xff) {
  153. printf("fsl-mc: ERROR: invalid MC private RAM size (%lu)\n",
  154. mc_ram_size);
  155. return -EINVAL;
  156. }
  157. addr = (mc_private_ram_start_addr + mc_ram_size - 1) &
  158. MC_RAM_BASE_ADDR_ALIGNMENT_MASK;
  159. if (addr < mc_private_ram_start_addr) {
  160. printf("fsl-mc: ERROR: bad start address %#llx\n",
  161. mc_private_ram_start_addr);
  162. return -EFAULT;
  163. }
  164. *aligned_base_addr = addr;
  165. *num_256mb_blocks = num_blocks;
  166. return 0;
  167. }
  168. static int mc_fixup_dpc(u64 dpc_addr)
  169. {
  170. void *blob = (void *)dpc_addr;
  171. int nodeoffset;
  172. /* delete any existing ICID pools */
  173. nodeoffset = fdt_path_offset(blob, "/resources/icid_pools");
  174. if (fdt_del_node(blob, nodeoffset) < 0)
  175. printf("\nfsl-mc: WARNING: could not delete ICID pool\n");
  176. /* add a new pool */
  177. nodeoffset = fdt_path_offset(blob, "/resources");
  178. if (nodeoffset < 0) {
  179. printf("\nfsl-mc: ERROR: DPC is missing /resources\n");
  180. return -EINVAL;
  181. }
  182. nodeoffset = fdt_add_subnode(blob, nodeoffset, "icid_pools");
  183. nodeoffset = fdt_add_subnode(blob, nodeoffset, "icid_pool@0");
  184. do_fixup_by_path_u32(blob, "/resources/icid_pools/icid_pool@0",
  185. "base_icid", FSL_DPAA2_STREAM_ID_START, 1);
  186. do_fixup_by_path_u32(blob, "/resources/icid_pools/icid_pool@0",
  187. "num",
  188. FSL_DPAA2_STREAM_ID_END -
  189. FSL_DPAA2_STREAM_ID_START + 1, 1);
  190. flush_dcache_range(dpc_addr, dpc_addr + fdt_totalsize(blob));
  191. return 0;
  192. }
  193. static int load_mc_dpc(u64 mc_ram_addr, size_t mc_ram_size, u64 mc_dpc_addr)
  194. {
  195. u64 mc_dpc_offset;
  196. #ifndef CONFIG_SYS_LS_MC_DPC_IN_DDR
  197. int error;
  198. void *dpc_fdt_hdr;
  199. int dpc_size;
  200. #endif
  201. #ifdef CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET
  202. BUILD_BUG_ON((CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET & 0x3) != 0 ||
  203. CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET > 0xffffffff);
  204. mc_dpc_offset = CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET;
  205. #else
  206. #error "CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET not defined"
  207. #endif
  208. /*
  209. * Load the MC DPC blob in the MC private DRAM block:
  210. */
  211. #ifdef CONFIG_SYS_LS_MC_DPC_IN_DDR
  212. printf("MC DPC is preloaded to %#llx\n", mc_ram_addr + mc_dpc_offset);
  213. #else
  214. /*
  215. * Get address and size of the DPC blob stored in flash:
  216. */
  217. dpc_fdt_hdr = (void *)mc_dpc_addr;
  218. error = fdt_check_header(dpc_fdt_hdr);
  219. if (error != 0) {
  220. /*
  221. * Don't return with error here, since the MC firmware can
  222. * still boot without a DPC
  223. */
  224. printf("\nfsl-mc: WARNING: No DPC image found");
  225. return 0;
  226. }
  227. dpc_size = fdt_totalsize(dpc_fdt_hdr);
  228. if (dpc_size > CONFIG_SYS_LS_MC_DPC_MAX_LENGTH) {
  229. printf("\nfsl-mc: ERROR: Bad DPC image (too large: %d)\n",
  230. dpc_size);
  231. return -EINVAL;
  232. }
  233. mc_copy_image("MC DPC blob",
  234. (u64)dpc_fdt_hdr, dpc_size, mc_ram_addr + mc_dpc_offset);
  235. #endif /* not defined CONFIG_SYS_LS_MC_DPC_IN_DDR */
  236. if (mc_fixup_dpc(mc_ram_addr + mc_dpc_offset))
  237. return -EINVAL;
  238. dump_ram_words("DPC", (void *)(mc_ram_addr + mc_dpc_offset));
  239. return 0;
  240. }
  241. static int load_mc_dpl(u64 mc_ram_addr, size_t mc_ram_size, u64 mc_dpl_addr)
  242. {
  243. u64 mc_dpl_offset;
  244. #ifndef CONFIG_SYS_LS_MC_DPL_IN_DDR
  245. int error;
  246. void *dpl_fdt_hdr;
  247. int dpl_size;
  248. #endif
  249. #ifdef CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET
  250. BUILD_BUG_ON((CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET & 0x3) != 0 ||
  251. CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET > 0xffffffff);
  252. mc_dpl_offset = CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET;
  253. #else
  254. #error "CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET not defined"
  255. #endif
  256. /*
  257. * Load the MC DPL blob in the MC private DRAM block:
  258. */
  259. #ifdef CONFIG_SYS_LS_MC_DPL_IN_DDR
  260. printf("MC DPL is preloaded to %#llx\n", mc_ram_addr + mc_dpl_offset);
  261. #else
  262. /*
  263. * Get address and size of the DPL blob stored in flash:
  264. */
  265. dpl_fdt_hdr = (void *)mc_dpl_addr;
  266. error = fdt_check_header(dpl_fdt_hdr);
  267. if (error != 0) {
  268. printf("\nfsl-mc: ERROR: Bad DPL image (bad header)\n");
  269. return error;
  270. }
  271. dpl_size = fdt_totalsize(dpl_fdt_hdr);
  272. if (dpl_size > CONFIG_SYS_LS_MC_DPL_MAX_LENGTH) {
  273. printf("\nfsl-mc: ERROR: Bad DPL image (too large: %d)\n",
  274. dpl_size);
  275. return -EINVAL;
  276. }
  277. mc_copy_image("MC DPL blob",
  278. (u64)dpl_fdt_hdr, dpl_size, mc_ram_addr + mc_dpl_offset);
  279. #endif /* not defined CONFIG_SYS_LS_MC_DPL_IN_DDR */
  280. dump_ram_words("DPL", (void *)(mc_ram_addr + mc_dpl_offset));
  281. return 0;
  282. }
  283. /**
  284. * Return the MC boot timeout value in milliseconds
  285. */
  286. static unsigned long get_mc_boot_timeout_ms(void)
  287. {
  288. unsigned long timeout_ms = CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS;
  289. char *timeout_ms_env_var = getenv(MC_BOOT_TIMEOUT_ENV_VAR);
  290. if (timeout_ms_env_var) {
  291. timeout_ms = simple_strtoul(timeout_ms_env_var, NULL, 10);
  292. if (timeout_ms == 0) {
  293. printf("fsl-mc: WARNING: Invalid value for \'"
  294. MC_BOOT_TIMEOUT_ENV_VAR
  295. "\' environment variable: %lu\n",
  296. timeout_ms);
  297. timeout_ms = CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS;
  298. }
  299. }
  300. return timeout_ms;
  301. }
  302. #ifdef CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET
  303. static int load_mc_aiop_img(u64 aiop_fw_addr)
  304. {
  305. u64 mc_ram_addr = mc_get_dram_addr();
  306. #ifndef CONFIG_SYS_LS_MC_DPC_IN_DDR
  307. void *aiop_img;
  308. #endif
  309. /*
  310. * Load the MC AIOP image in the MC private DRAM block:
  311. */
  312. #ifdef CONFIG_SYS_LS_MC_DPC_IN_DDR
  313. printf("MC AIOP is preloaded to %#llx\n", mc_ram_addr +
  314. CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET);
  315. #else
  316. aiop_img = (void *)aiop_fw_addr;
  317. mc_copy_image("MC AIOP image",
  318. (u64)aiop_img, CONFIG_SYS_LS_MC_AIOP_IMG_MAX_LENGTH,
  319. mc_ram_addr + CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET);
  320. #endif
  321. mc_aiop_applied = 0;
  322. return 0;
  323. }
  324. #endif
  325. static int wait_for_mc(bool booting_mc, u32 *final_reg_gsr)
  326. {
  327. u32 reg_gsr;
  328. u32 mc_fw_boot_status;
  329. unsigned long timeout_ms = get_mc_boot_timeout_ms();
  330. struct mc_ccsr_registers __iomem *mc_ccsr_regs = MC_CCSR_BASE_ADDR;
  331. dmb();
  332. assert(timeout_ms > 0);
  333. for (;;) {
  334. udelay(1000); /* throttle polling */
  335. reg_gsr = in_le32(&mc_ccsr_regs->reg_gsr);
  336. mc_fw_boot_status = (reg_gsr & GSR_FS_MASK);
  337. if (mc_fw_boot_status & 0x1)
  338. break;
  339. timeout_ms--;
  340. if (timeout_ms == 0)
  341. break;
  342. }
  343. if (timeout_ms == 0) {
  344. printf("ERROR: timeout\n");
  345. /* TODO: Get an error status from an MC CCSR register */
  346. return -ETIMEDOUT;
  347. }
  348. if (mc_fw_boot_status != 0x1) {
  349. /*
  350. * TODO: Identify critical errors from the GSR register's FS
  351. * field and for those errors, set error to -ENODEV or other
  352. * appropriate errno, so that the status property is set to
  353. * failure in the fsl,dprc device tree node.
  354. */
  355. printf("WARNING: Firmware returned an error (GSR: %#x)\n",
  356. reg_gsr);
  357. } else {
  358. printf("SUCCESS\n");
  359. }
  360. *final_reg_gsr = reg_gsr;
  361. return 0;
  362. }
  363. int mc_init(u64 mc_fw_addr, u64 mc_dpc_addr)
  364. {
  365. int error = 0;
  366. int portal_id = 0;
  367. struct mc_ccsr_registers __iomem *mc_ccsr_regs = MC_CCSR_BASE_ADDR;
  368. u64 mc_ram_addr = mc_get_dram_addr();
  369. u32 reg_gsr;
  370. u32 reg_mcfbalr;
  371. #ifndef CONFIG_SYS_LS_MC_FW_IN_DDR
  372. const void *raw_image_addr;
  373. size_t raw_image_size = 0;
  374. #endif
  375. struct mc_version mc_ver_info;
  376. u64 mc_ram_aligned_base_addr;
  377. u8 mc_ram_num_256mb_blocks;
  378. size_t mc_ram_size = mc_get_dram_block_size();
  379. error = calculate_mc_private_ram_params(mc_ram_addr,
  380. mc_ram_size,
  381. &mc_ram_aligned_base_addr,
  382. &mc_ram_num_256mb_blocks);
  383. if (error != 0)
  384. goto out;
  385. /*
  386. * Management Complex cores should be held at reset out of POR.
  387. * U-boot should be the first software to touch MC. To be safe,
  388. * we reset all cores again by setting GCR1 to 0. It doesn't do
  389. * anything if they are held at reset. After we setup the firmware
  390. * we kick off MC by deasserting the reset bit for core 0, and
  391. * deasserting the reset bits for Command Portal Managers.
  392. * The stop bits are not touched here. They are used to stop the
  393. * cores when they are active. Setting stop bits doesn't stop the
  394. * cores from fetching instructions when they are released from
  395. * reset.
  396. */
  397. out_le32(&mc_ccsr_regs->reg_gcr1, 0);
  398. dmb();
  399. #ifdef CONFIG_SYS_LS_MC_FW_IN_DDR
  400. printf("MC firmware is preloaded to %#llx\n", mc_ram_addr);
  401. #else
  402. error = parse_mc_firmware_fit_image(mc_fw_addr, &raw_image_addr,
  403. &raw_image_size);
  404. if (error != 0)
  405. goto out;
  406. /*
  407. * Load the MC FW at the beginning of the MC private DRAM block:
  408. */
  409. mc_copy_image("MC Firmware",
  410. (u64)raw_image_addr, raw_image_size, mc_ram_addr);
  411. #endif
  412. dump_ram_words("firmware", (void *)mc_ram_addr);
  413. error = load_mc_dpc(mc_ram_addr, mc_ram_size, mc_dpc_addr);
  414. if (error != 0)
  415. goto out;
  416. debug("mc_ccsr_regs %p\n", mc_ccsr_regs);
  417. dump_mc_ccsr_regs(mc_ccsr_regs);
  418. /*
  419. * Tell MC what is the address range of the DRAM block assigned to it:
  420. */
  421. reg_mcfbalr = (u32)mc_ram_aligned_base_addr |
  422. (mc_ram_num_256mb_blocks - 1);
  423. out_le32(&mc_ccsr_regs->reg_mcfbalr, reg_mcfbalr);
  424. out_le32(&mc_ccsr_regs->reg_mcfbahr,
  425. (u32)(mc_ram_aligned_base_addr >> 32));
  426. out_le32(&mc_ccsr_regs->reg_mcfapr, FSL_BYPASS_AMQ);
  427. /*
  428. * Tell the MC that we want delayed DPL deployment.
  429. */
  430. out_le32(&mc_ccsr_regs->reg_gsr, 0xDD00);
  431. printf("\nfsl-mc: Booting Management Complex ... ");
  432. /*
  433. * Deassert reset and release MC core 0 to run
  434. */
  435. out_le32(&mc_ccsr_regs->reg_gcr1, GCR1_P1_DE_RST | GCR1_M_ALL_DE_RST);
  436. error = wait_for_mc(true, &reg_gsr);
  437. if (error != 0)
  438. goto out;
  439. /*
  440. * TODO: need to obtain the portal_id for the root container from the
  441. * DPL
  442. */
  443. portal_id = 0;
  444. /*
  445. * Initialize the global default MC portal
  446. * And check that the MC firmware is responding portal commands:
  447. */
  448. root_mc_io = (struct fsl_mc_io *)malloc(sizeof(struct fsl_mc_io));
  449. if (!root_mc_io) {
  450. printf(" No memory: malloc() failed\n");
  451. return -ENOMEM;
  452. }
  453. root_mc_io->mmio_regs = SOC_MC_PORTAL_ADDR(portal_id);
  454. debug("Checking access to MC portal of root DPRC container (portal_id %d, portal physical addr %p)\n",
  455. portal_id, root_mc_io->mmio_regs);
  456. error = mc_get_version(root_mc_io, MC_CMD_NO_FLAGS, &mc_ver_info);
  457. if (error != 0) {
  458. printf("fsl-mc: ERROR: Firmware version check failed (error: %d)\n",
  459. error);
  460. goto out;
  461. }
  462. printf("fsl-mc: Management Complex booted (version: %d.%d.%d, boot status: %#x)\n",
  463. mc_ver_info.major, mc_ver_info.minor, mc_ver_info.revision,
  464. reg_gsr & GSR_FS_MASK);
  465. out:
  466. if (error != 0)
  467. mc_boot_status = error;
  468. else
  469. mc_boot_status = 0;
  470. return error;
  471. }
  472. int mc_apply_dpl(u64 mc_dpl_addr)
  473. {
  474. struct mc_ccsr_registers __iomem *mc_ccsr_regs = MC_CCSR_BASE_ADDR;
  475. int error = 0;
  476. u32 reg_gsr;
  477. u64 mc_ram_addr = mc_get_dram_addr();
  478. size_t mc_ram_size = mc_get_dram_block_size();
  479. error = load_mc_dpl(mc_ram_addr, mc_ram_size, mc_dpl_addr);
  480. if (error != 0)
  481. return error;
  482. /*
  483. * Tell the MC to deploy the DPL:
  484. */
  485. out_le32(&mc_ccsr_regs->reg_gsr, 0x0);
  486. printf("fsl-mc: Deploying data path layout ... ");
  487. error = wait_for_mc(false, &reg_gsr);
  488. if (!error)
  489. mc_dpl_applied = 0;
  490. return error;
  491. }
  492. int get_mc_boot_status(void)
  493. {
  494. return mc_boot_status;
  495. }
  496. #ifdef CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET
  497. int get_aiop_apply_status(void)
  498. {
  499. return mc_aiop_applied;
  500. }
  501. #endif
  502. int get_dpl_apply_status(void)
  503. {
  504. return mc_dpl_applied;
  505. }
  506. /**
  507. * Return the MC address of private DRAM block.
  508. */
  509. u64 mc_get_dram_addr(void)
  510. {
  511. u64 mc_ram_addr;
  512. /*
  513. * The MC private DRAM block was already carved at the end of DRAM
  514. * by board_init_f() using CONFIG_SYS_MEM_TOP_HIDE:
  515. */
  516. if (gd->bd->bi_dram[1].start) {
  517. mc_ram_addr =
  518. gd->bd->bi_dram[1].start + gd->bd->bi_dram[1].size;
  519. } else {
  520. mc_ram_addr =
  521. gd->bd->bi_dram[0].start + gd->bd->bi_dram[0].size;
  522. }
  523. return mc_ram_addr;
  524. }
  525. /**
  526. * Return the actual size of the MC private DRAM block.
  527. */
  528. unsigned long mc_get_dram_block_size(void)
  529. {
  530. unsigned long dram_block_size = CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE;
  531. char *dram_block_size_env_var = getenv(MC_MEM_SIZE_ENV_VAR);
  532. if (dram_block_size_env_var) {
  533. dram_block_size = simple_strtoul(dram_block_size_env_var, NULL,
  534. 10);
  535. if (dram_block_size < CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE) {
  536. printf("fsl-mc: WARNING: Invalid value for \'"
  537. MC_MEM_SIZE_ENV_VAR
  538. "\' environment variable: %lu\n",
  539. dram_block_size);
  540. dram_block_size = CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE;
  541. }
  542. }
  543. return dram_block_size;
  544. }
  545. int fsl_mc_ldpaa_init(bd_t *bis)
  546. {
  547. int i;
  548. for (i = WRIOP1_DPMAC1; i < NUM_WRIOP_PORTS; i++)
  549. if ((wriop_is_enabled_dpmac(i) == 1) &&
  550. (wriop_get_phy_address(i) != -1))
  551. ldpaa_eth_init(i, wriop_get_enet_if(i));
  552. return 0;
  553. }
  554. static int dprc_version_check(struct fsl_mc_io *mc_io, uint16_t handle)
  555. {
  556. struct dprc_attributes attr;
  557. int error;
  558. memset(&attr, 0, sizeof(struct dprc_attributes));
  559. error = dprc_get_attributes(mc_io, MC_CMD_NO_FLAGS, handle, &attr);
  560. if (error == 0) {
  561. if ((attr.version.major != DPRC_VER_MAJOR) ||
  562. (attr.version.minor != DPRC_VER_MINOR)) {
  563. printf("DPRC version mismatch found %u.%u,",
  564. attr.version.major,
  565. attr.version.minor);
  566. printf("supported version is %u.%u\n",
  567. DPRC_VER_MAJOR, DPRC_VER_MINOR);
  568. }
  569. }
  570. return error;
  571. }
  572. static int dpio_init(void)
  573. {
  574. struct qbman_swp_desc p_des;
  575. struct dpio_attr attr;
  576. struct dpio_cfg dpio_cfg;
  577. int err = 0;
  578. dflt_dpio = (struct fsl_dpio_obj *)malloc(sizeof(struct fsl_dpio_obj));
  579. if (!dflt_dpio) {
  580. printf("No memory: malloc() failed\n");
  581. err = -ENOMEM;
  582. goto err_malloc;
  583. }
  584. dpio_cfg.channel_mode = DPIO_LOCAL_CHANNEL;
  585. dpio_cfg.num_priorities = 8;
  586. err = dpio_create(dflt_mc_io, MC_CMD_NO_FLAGS, &dpio_cfg,
  587. &dflt_dpio->dpio_handle);
  588. if (err < 0) {
  589. printf("dpio_create() failed: %d\n", err);
  590. err = -ENODEV;
  591. goto err_create;
  592. }
  593. memset(&attr, 0, sizeof(struct dpio_attr));
  594. err = dpio_get_attributes(dflt_mc_io, MC_CMD_NO_FLAGS,
  595. dflt_dpio->dpio_handle, &attr);
  596. if (err < 0) {
  597. printf("dpio_get_attributes() failed: %d\n", err);
  598. goto err_get_attr;
  599. }
  600. if ((attr.version.major != DPIO_VER_MAJOR) ||
  601. (attr.version.minor != DPIO_VER_MINOR)) {
  602. printf("DPIO version mismatch found %u.%u,",
  603. attr.version.major, attr.version.minor);
  604. printf("supported version is %u.%u\n",
  605. DPIO_VER_MAJOR, DPIO_VER_MINOR);
  606. }
  607. dflt_dpio->dpio_id = attr.id;
  608. #ifdef DEBUG
  609. printf("Init: DPIO id=0x%d\n", dflt_dpio->dpio_id);
  610. #endif
  611. err = dpio_enable(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  612. if (err < 0) {
  613. printf("dpio_enable() failed %d\n", err);
  614. goto err_get_enable;
  615. }
  616. debug("ce_offset=0x%llx, ci_offset=0x%llx, portalid=%d, prios=%d\n",
  617. attr.qbman_portal_ce_offset,
  618. attr.qbman_portal_ci_offset,
  619. attr.qbman_portal_id,
  620. attr.num_priorities);
  621. p_des.cena_bar = (void *)(SOC_QBMAN_PORTALS_BASE_ADDR
  622. + attr.qbman_portal_ce_offset);
  623. p_des.cinh_bar = (void *)(SOC_QBMAN_PORTALS_BASE_ADDR
  624. + attr.qbman_portal_ci_offset);
  625. dflt_dpio->sw_portal = qbman_swp_init(&p_des);
  626. if (dflt_dpio->sw_portal == NULL) {
  627. printf("qbman_swp_init() failed\n");
  628. goto err_get_swp_init;
  629. }
  630. return 0;
  631. err_get_swp_init:
  632. dpio_disable(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  633. err_get_enable:
  634. free(dflt_dpio);
  635. err_get_attr:
  636. dpio_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  637. dpio_destroy(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  638. err_create:
  639. err_malloc:
  640. return err;
  641. }
  642. static int dpio_exit(void)
  643. {
  644. int err;
  645. err = dpio_disable(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  646. if (err < 0) {
  647. printf("dpio_disable() failed: %d\n", err);
  648. goto err;
  649. }
  650. err = dpio_destroy(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpio->dpio_handle);
  651. if (err < 0) {
  652. printf("dpio_destroy() failed: %d\n", err);
  653. goto err;
  654. }
  655. #ifdef DEBUG
  656. printf("Exit: DPIO id=0x%d\n", dflt_dpio->dpio_id);
  657. #endif
  658. if (dflt_dpio)
  659. free(dflt_dpio);
  660. return 0;
  661. err:
  662. return err;
  663. }
  664. static int dprc_init(void)
  665. {
  666. int err, child_portal_id, container_id;
  667. struct dprc_cfg cfg;
  668. uint64_t mc_portal_offset;
  669. /* Open root container */
  670. err = dprc_get_container_id(root_mc_io, MC_CMD_NO_FLAGS, &container_id);
  671. if (err < 0) {
  672. printf("dprc_get_container_id(): Root failed: %d\n", err);
  673. goto err_root_container_id;
  674. }
  675. #ifdef DEBUG
  676. printf("Root container id = %d\n", container_id);
  677. #endif
  678. err = dprc_open(root_mc_io, MC_CMD_NO_FLAGS, container_id,
  679. &root_dprc_handle);
  680. if (err < 0) {
  681. printf("dprc_open(): Root Container failed: %d\n", err);
  682. goto err_root_open;
  683. }
  684. if (!root_dprc_handle) {
  685. printf("dprc_open(): Root Container Handle is not valid\n");
  686. goto err_root_open;
  687. }
  688. err = dprc_version_check(root_mc_io, root_dprc_handle);
  689. if (err < 0) {
  690. printf("dprc_version_check() failed: %d\n", err);
  691. goto err_root_open;
  692. }
  693. cfg.options = DPRC_CFG_OPT_TOPOLOGY_CHANGES_ALLOWED |
  694. DPRC_CFG_OPT_OBJ_CREATE_ALLOWED |
  695. DPRC_CFG_OPT_ALLOC_ALLOWED;
  696. cfg.icid = DPRC_GET_ICID_FROM_POOL;
  697. cfg.portal_id = DPRC_GET_PORTAL_ID_FROM_POOL;
  698. err = dprc_create_container(root_mc_io, MC_CMD_NO_FLAGS,
  699. root_dprc_handle,
  700. &cfg,
  701. &child_dprc_id,
  702. &mc_portal_offset);
  703. if (err < 0) {
  704. printf("dprc_create_container() failed: %d\n", err);
  705. goto err_create;
  706. }
  707. dflt_mc_io = (struct fsl_mc_io *)malloc(sizeof(struct fsl_mc_io));
  708. if (!dflt_mc_io) {
  709. err = -ENOMEM;
  710. printf(" No memory: malloc() failed\n");
  711. goto err_malloc;
  712. }
  713. child_portal_id = MC_PORTAL_OFFSET_TO_PORTAL_ID(mc_portal_offset);
  714. dflt_mc_io->mmio_regs = SOC_MC_PORTAL_ADDR(child_portal_id);
  715. #ifdef DEBUG
  716. printf("MC portal of child DPRC container: %d, physical addr %p)\n",
  717. child_dprc_id, dflt_mc_io->mmio_regs);
  718. #endif
  719. err = dprc_open(dflt_mc_io, MC_CMD_NO_FLAGS, child_dprc_id,
  720. &dflt_dprc_handle);
  721. if (err < 0) {
  722. printf("dprc_open(): Child container failed: %d\n", err);
  723. goto err_child_open;
  724. }
  725. if (!dflt_dprc_handle) {
  726. printf("dprc_open(): Child container Handle is not valid\n");
  727. goto err_child_open;
  728. }
  729. return 0;
  730. err_child_open:
  731. free(dflt_mc_io);
  732. err_malloc:
  733. dprc_destroy_container(root_mc_io, MC_CMD_NO_FLAGS,
  734. root_dprc_handle, child_dprc_id);
  735. err_create:
  736. dprc_close(root_mc_io, MC_CMD_NO_FLAGS, root_dprc_handle);
  737. err_root_open:
  738. err_root_container_id:
  739. return err;
  740. }
  741. static int dprc_exit(void)
  742. {
  743. int err;
  744. err = dprc_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dprc_handle);
  745. if (err < 0) {
  746. printf("dprc_close(): Child failed: %d\n", err);
  747. goto err;
  748. }
  749. err = dprc_destroy_container(root_mc_io, MC_CMD_NO_FLAGS,
  750. root_dprc_handle, child_dprc_id);
  751. if (err < 0) {
  752. printf("dprc_destroy_container() failed: %d\n", err);
  753. goto err;
  754. }
  755. err = dprc_close(root_mc_io, MC_CMD_NO_FLAGS, root_dprc_handle);
  756. if (err < 0) {
  757. printf("dprc_close(): Root failed: %d\n", err);
  758. goto err;
  759. }
  760. if (dflt_mc_io)
  761. free(dflt_mc_io);
  762. if (root_mc_io)
  763. free(root_mc_io);
  764. return 0;
  765. err:
  766. return err;
  767. }
  768. static int dpbp_init(void)
  769. {
  770. int err;
  771. struct dpbp_attr dpbp_attr;
  772. struct dpbp_cfg dpbp_cfg;
  773. dflt_dpbp = (struct fsl_dpbp_obj *)malloc(sizeof(struct fsl_dpbp_obj));
  774. if (!dflt_dpbp) {
  775. printf("No memory: malloc() failed\n");
  776. err = -ENOMEM;
  777. goto err_malloc;
  778. }
  779. dpbp_cfg.options = 512;
  780. err = dpbp_create(dflt_mc_io, MC_CMD_NO_FLAGS, &dpbp_cfg,
  781. &dflt_dpbp->dpbp_handle);
  782. if (err < 0) {
  783. err = -ENODEV;
  784. printf("dpbp_create() failed: %d\n", err);
  785. goto err_create;
  786. }
  787. memset(&dpbp_attr, 0, sizeof(struct dpbp_attr));
  788. err = dpbp_get_attributes(dflt_mc_io, MC_CMD_NO_FLAGS,
  789. dflt_dpbp->dpbp_handle,
  790. &dpbp_attr);
  791. if (err < 0) {
  792. printf("dpbp_get_attributes() failed: %d\n", err);
  793. goto err_get_attr;
  794. }
  795. if ((dpbp_attr.version.major != DPBP_VER_MAJOR) ||
  796. (dpbp_attr.version.minor != DPBP_VER_MINOR)) {
  797. printf("DPBP version mismatch found %u.%u,",
  798. dpbp_attr.version.major, dpbp_attr.version.minor);
  799. printf("supported version is %u.%u\n",
  800. DPBP_VER_MAJOR, DPBP_VER_MINOR);
  801. }
  802. dflt_dpbp->dpbp_attr.id = dpbp_attr.id;
  803. #ifdef DEBUG
  804. printf("Init: DPBP id=0x%d\n", dflt_dpbp->dpbp_attr.id);
  805. #endif
  806. err = dpbp_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpbp->dpbp_handle);
  807. if (err < 0) {
  808. printf("dpbp_close() failed: %d\n", err);
  809. goto err_close;
  810. }
  811. return 0;
  812. err_close:
  813. free(dflt_dpbp);
  814. err_get_attr:
  815. dpbp_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpbp->dpbp_handle);
  816. dpbp_destroy(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpbp->dpbp_handle);
  817. err_create:
  818. err_malloc:
  819. return err;
  820. }
  821. static int dpbp_exit(void)
  822. {
  823. int err;
  824. err = dpbp_open(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpbp->dpbp_attr.id,
  825. &dflt_dpbp->dpbp_handle);
  826. if (err < 0) {
  827. printf("dpbp_open() failed: %d\n", err);
  828. goto err;
  829. }
  830. err = dpbp_destroy(dflt_mc_io, MC_CMD_NO_FLAGS,
  831. dflt_dpbp->dpbp_handle);
  832. if (err < 0) {
  833. printf("dpbp_destroy() failed: %d\n", err);
  834. goto err;
  835. }
  836. #ifdef DEBUG
  837. printf("Exit: DPBP id=0x%d\n", dflt_dpbp->dpbp_attr.id);
  838. #endif
  839. if (dflt_dpbp)
  840. free(dflt_dpbp);
  841. return 0;
  842. err:
  843. return err;
  844. }
  845. static int dpni_init(void)
  846. {
  847. int err;
  848. struct dpni_attr dpni_attr;
  849. uint8_t ext_cfg_buf[256] = {0};
  850. struct dpni_extended_cfg dpni_extended_cfg;
  851. struct dpni_cfg dpni_cfg;
  852. dflt_dpni = (struct fsl_dpni_obj *)malloc(sizeof(struct fsl_dpni_obj));
  853. if (!dflt_dpni) {
  854. printf("No memory: malloc() failed\n");
  855. err = -ENOMEM;
  856. goto err_malloc;
  857. }
  858. memset(&dpni_extended_cfg, 0, sizeof(dpni_extended_cfg));
  859. err = dpni_prepare_extended_cfg(&dpni_extended_cfg, &ext_cfg_buf[0]);
  860. if (err < 0) {
  861. err = -ENODEV;
  862. printf("dpni_prepare_extended_cfg() failed: %d\n", err);
  863. goto err_prepare_extended_cfg;
  864. }
  865. memset(&dpni_cfg, 0, sizeof(dpni_cfg));
  866. dpni_cfg.adv.options = DPNI_OPT_UNICAST_FILTER |
  867. DPNI_OPT_MULTICAST_FILTER;
  868. dpni_cfg.adv.ext_cfg_iova = (uint64_t)&ext_cfg_buf[0];
  869. err = dpni_create(dflt_mc_io, MC_CMD_NO_FLAGS, &dpni_cfg,
  870. &dflt_dpni->dpni_handle);
  871. if (err < 0) {
  872. err = -ENODEV;
  873. printf("dpni_create() failed: %d\n", err);
  874. goto err_create;
  875. }
  876. memset(&dpni_attr, 0, sizeof(struct dpni_attr));
  877. err = dpni_get_attributes(dflt_mc_io, MC_CMD_NO_FLAGS,
  878. dflt_dpni->dpni_handle,
  879. &dpni_attr);
  880. if (err < 0) {
  881. printf("dpni_get_attributes() failed: %d\n", err);
  882. goto err_get_attr;
  883. }
  884. if ((dpni_attr.version.major != DPNI_VER_MAJOR) ||
  885. (dpni_attr.version.minor != DPNI_VER_MINOR)) {
  886. printf("DPNI version mismatch found %u.%u,",
  887. dpni_attr.version.major, dpni_attr.version.minor);
  888. printf("supported version is %u.%u\n",
  889. DPNI_VER_MAJOR, DPNI_VER_MINOR);
  890. }
  891. dflt_dpni->dpni_id = dpni_attr.id;
  892. #ifdef DEBUG
  893. printf("Init: DPNI id=0x%d\n", dflt_dpni->dpni_id);
  894. #endif
  895. err = dpni_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpni->dpni_handle);
  896. if (err < 0) {
  897. printf("dpni_close() failed: %d\n", err);
  898. goto err_close;
  899. }
  900. return 0;
  901. err_close:
  902. err_get_attr:
  903. dpni_close(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpni->dpni_handle);
  904. dpni_destroy(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpni->dpni_handle);
  905. err_create:
  906. err_prepare_extended_cfg:
  907. free(dflt_dpni);
  908. err_malloc:
  909. return err;
  910. }
  911. static int dpni_exit(void)
  912. {
  913. int err;
  914. err = dpni_open(dflt_mc_io, MC_CMD_NO_FLAGS, dflt_dpni->dpni_id,
  915. &dflt_dpni->dpni_handle);
  916. if (err < 0) {
  917. printf("dpni_open() failed: %d\n", err);
  918. goto err;
  919. }
  920. err = dpni_destroy(dflt_mc_io, MC_CMD_NO_FLAGS,
  921. dflt_dpni->dpni_handle);
  922. if (err < 0) {
  923. printf("dpni_destroy() failed: %d\n", err);
  924. goto err;
  925. }
  926. #ifdef DEBUG
  927. printf("Exit: DPNI id=0x%d\n", dflt_dpni->dpni_id);
  928. #endif
  929. if (dflt_dpni)
  930. free(dflt_dpni);
  931. return 0;
  932. err:
  933. return err;
  934. }
  935. static int mc_init_object(void)
  936. {
  937. int err = 0;
  938. err = dprc_init();
  939. if (err < 0) {
  940. printf("dprc_init() failed: %d\n", err);
  941. goto err;
  942. }
  943. err = dpbp_init();
  944. if (err < 0) {
  945. printf("dpbp_init() failed: %d\n", err);
  946. goto err;
  947. }
  948. err = dpio_init();
  949. if (err < 0) {
  950. printf("dpio_init() failed: %d\n", err);
  951. goto err;
  952. }
  953. err = dpni_init();
  954. if (err < 0) {
  955. printf("dpni_init() failed: %d\n", err);
  956. goto err;
  957. }
  958. return 0;
  959. err:
  960. return err;
  961. }
  962. int fsl_mc_ldpaa_exit(bd_t *bd)
  963. {
  964. int err = 0;
  965. if (bd && get_mc_boot_status() == -1)
  966. return 0;
  967. if (bd && !get_mc_boot_status() && get_dpl_apply_status() == -1) {
  968. printf("ERROR: fsl-mc: DPL is not applied\n");
  969. err = -ENODEV;
  970. return err;
  971. }
  972. if (bd && !get_mc_boot_status() && !get_dpl_apply_status())
  973. return err;
  974. err = dpbp_exit();
  975. if (err < 0) {
  976. printf("dpni_exit() failed: %d\n", err);
  977. goto err;
  978. }
  979. err = dpio_exit();
  980. if (err < 0) {
  981. printf("dpio_exit() failed: %d\n", err);
  982. goto err;
  983. }
  984. err = dpni_exit();
  985. if (err < 0) {
  986. printf("dpni_exit() failed: %d\n", err);
  987. goto err;
  988. }
  989. err = dprc_exit();
  990. if (err < 0) {
  991. printf("dprc_exit() failed: %d\n", err);
  992. goto err;
  993. }
  994. return 0;
  995. err:
  996. return err;
  997. }
  998. static int do_fsl_mc(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  999. {
  1000. int err = 0;
  1001. if (argc < 3)
  1002. goto usage;
  1003. switch (argv[1][0]) {
  1004. case 's': {
  1005. char sub_cmd;
  1006. u64 mc_fw_addr, mc_dpc_addr;
  1007. #ifdef CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET
  1008. u64 aiop_fw_addr;
  1009. #endif
  1010. sub_cmd = argv[2][0];
  1011. switch (sub_cmd) {
  1012. case 'm':
  1013. if (argc < 5)
  1014. goto usage;
  1015. if (get_mc_boot_status() == 0) {
  1016. printf("fsl-mc: MC is already booted");
  1017. printf("\n");
  1018. return err;
  1019. }
  1020. mc_fw_addr = simple_strtoull(argv[3], NULL, 16);
  1021. mc_dpc_addr = simple_strtoull(argv[4], NULL,
  1022. 16);
  1023. if (!mc_init(mc_fw_addr, mc_dpc_addr))
  1024. err = mc_init_object();
  1025. break;
  1026. #ifdef CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET
  1027. case 'a':
  1028. if (argc < 4)
  1029. goto usage;
  1030. if (get_aiop_apply_status() == 0) {
  1031. printf("fsl-mc: AIOP FW is already");
  1032. printf(" applied\n");
  1033. return err;
  1034. }
  1035. aiop_fw_addr = simple_strtoull(argv[3], NULL,
  1036. 16);
  1037. err = load_mc_aiop_img(aiop_fw_addr);
  1038. if (!err)
  1039. printf("fsl-mc: AIOP FW applied\n");
  1040. break;
  1041. #endif
  1042. default:
  1043. printf("Invalid option: %s\n", argv[2]);
  1044. goto usage;
  1045. break;
  1046. }
  1047. }
  1048. break;
  1049. case 'a': {
  1050. u64 mc_dpl_addr;
  1051. if (argc < 4)
  1052. goto usage;
  1053. if (get_dpl_apply_status() == 0) {
  1054. printf("fsl-mc: DPL already applied\n");
  1055. return err;
  1056. }
  1057. mc_dpl_addr = simple_strtoull(argv[3], NULL,
  1058. 16);
  1059. if (get_mc_boot_status() != 0) {
  1060. printf("fsl-mc: Deploying data path layout ..");
  1061. printf("ERROR (MC is not booted)\n");
  1062. return -ENODEV;
  1063. }
  1064. if (!fsl_mc_ldpaa_exit(NULL))
  1065. err = mc_apply_dpl(mc_dpl_addr);
  1066. break;
  1067. }
  1068. default:
  1069. printf("Invalid option: %s\n", argv[1]);
  1070. goto usage;
  1071. break;
  1072. }
  1073. return err;
  1074. usage:
  1075. return CMD_RET_USAGE;
  1076. }
  1077. U_BOOT_CMD(
  1078. fsl_mc, CONFIG_SYS_MAXARGS, 1, do_fsl_mc,
  1079. "DPAA2 command to manage Management Complex (MC)",
  1080. "start mc [FW_addr] [DPC_addr] - Start Management Complex\n"
  1081. "fsl_mc apply DPL [DPL_addr] - Apply DPL file\n"
  1082. "fsl_mc start aiop [FW_addr] - Start AIOP\n"
  1083. );