sys_proto.h 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. /*
  2. * Freescale i.MX23/i.MX28 specific functions
  3. *
  4. * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
  5. * on behalf of DENX Software Engineering GmbH
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef __SYS_PROTO_H__
  10. #define __SYS_PROTO_H__
  11. int mxs_reset_block(struct mxs_register_32 *reg);
  12. int mxs_wait_mask_set(struct mxs_register_32 *reg,
  13. uint32_t mask,
  14. unsigned int timeout);
  15. int mxs_wait_mask_clr(struct mxs_register_32 *reg,
  16. uint32_t mask,
  17. unsigned int timeout);
  18. int mxsmmc_initialize(bd_t *bis, int id, int (*wp)(int), int (*cd)(int));
  19. #ifdef CONFIG_SPL_BUILD
  20. #if defined(CONFIG_MX23)
  21. #include <asm/arch/iomux-mx23.h>
  22. #elif defined(CONFIG_MX28)
  23. #include <asm/arch/iomux-mx28.h>
  24. #endif
  25. void mxs_common_spl_init(const uint32_t arg, const uint32_t *resptr,
  26. const iomux_cfg_t *iomux_setup,
  27. const unsigned int iomux_size);
  28. #endif
  29. struct mxs_pair {
  30. uint8_t boot_pads;
  31. uint8_t boot_mask;
  32. const char *mode;
  33. };
  34. static const struct mxs_pair mxs_boot_modes[] = {
  35. #if defined(CONFIG_MX23)
  36. { 0x00, 0x0f, "USB" },
  37. { 0x01, 0x1f, "I2C, master" },
  38. { 0x02, 0x1f, "SSP SPI #1, master, NOR" },
  39. { 0x03, 0x1f, "SSP SPI #2, master, NOR" },
  40. { 0x04, 0x1f, "NAND" },
  41. { 0x06, 0x1f, "JTAG" },
  42. { 0x08, 0x1f, "SSP SPI #3, master, EEPROM" },
  43. { 0x09, 0x1f, "SSP SD/MMC #0" },
  44. { 0x0a, 0x1f, "SSP SD/MMC #1" },
  45. { 0x00, 0x00, "Reserved/Unknown/Wrong" },
  46. #elif defined(CONFIG_MX28)
  47. { 0x00, 0x0f, "USB #0" },
  48. { 0x01, 0x1f, "I2C #0, master, 3V3" },
  49. { 0x11, 0x1f, "I2C #0, master, 1V8" },
  50. { 0x02, 0x1f, "SSP SPI #2, master, 3V3 NOR" },
  51. { 0x12, 0x1f, "SSP SPI #2, master, 1V8 NOR" },
  52. { 0x03, 0x1f, "SSP SPI #3, master, 3V3 NOR" },
  53. { 0x13, 0x1f, "SSP SPI #3, master, 1V8 NOR" },
  54. { 0x04, 0x1f, "NAND, 3V3" },
  55. { 0x14, 0x1f, "NAND, 1V8" },
  56. { 0x06, 0x1f, "JTAG" },
  57. { 0x08, 0x1f, "SSP SPI #3, master, 3V3 EEPROM" },
  58. { 0x18, 0x1f, "SSP SPI #3, master, 1V8 EEPROM" },
  59. { 0x09, 0x1f, "SSP SD/MMC #0, 3V3" },
  60. { 0x19, 0x1f, "SSP SD/MMC #0, 1V8" },
  61. { 0x0a, 0x1f, "SSP SD/MMC #1, 3V3" },
  62. { 0x1a, 0x1f, "SSP SD/MMC #1, 1V8" },
  63. { 0x00, 0x00, "Reserved/Unknown/Wrong" },
  64. #endif
  65. };
  66. struct mxs_spl_data {
  67. uint8_t boot_mode_idx;
  68. uint32_t mem_dram_size;
  69. };
  70. int mxs_dram_init(void);
  71. #endif /* __SYS_PROTO_H__ */