scan_manager.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * Copyright (C) 2013 Altera Corporation <www.altera.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <asm/io.h>
  8. #include <asm/arch/freeze_controller.h>
  9. #include <asm/arch/scan_manager.h>
  10. DECLARE_GLOBAL_DATA_PTR;
  11. static const struct socfpga_scan_manager *scan_manager_base =
  12. (void *)(SOCFPGA_SCANMGR_ADDRESS);
  13. static const struct socfpga_freeze_controller *freeze_controller_base =
  14. (void *)(SOCFPGA_SYSMGR_ADDRESS + SYSMGR_FRZCTRL_ADDRESS);
  15. /*
  16. * Function to check IO scan chain engine status and wait if the engine is
  17. * is active. Poll the IO scan chain engine till maximum iteration reached.
  18. */
  19. static inline uint32_t scan_chain_engine_is_idle(uint32_t max_iter)
  20. {
  21. uint32_t scanmgr_status;
  22. scanmgr_status = readl(&scan_manager_base->stat);
  23. /* Poll the engine until the scan engine is inactive */
  24. while (SCANMGR_STAT_ACTIVE_GET(scanmgr_status) ||
  25. (SCANMGR_STAT_WFIFOCNT_GET(scanmgr_status) > 0)) {
  26. max_iter--;
  27. if (max_iter > 0)
  28. scanmgr_status = readl(&scan_manager_base->stat);
  29. else
  30. return 0;
  31. }
  32. return 1;
  33. }
  34. /**
  35. * scan_mgr_io_scan_chain_prg() - Program HPS IO Scan Chain
  36. * @io_scan_chain_id: IO scan chain ID
  37. * @io_scan_chain_len_in_bits: IO scan chain length in bits
  38. * @iocsr_scan_chain: IO scan chain table
  39. */
  40. static int scan_mgr_io_scan_chain_prg(const unsigned int io_scan_chain_id,
  41. uint32_t io_scan_chain_len_in_bits,
  42. const uint32_t *iocsr_scan_chain)
  43. {
  44. uint16_t tdi_tdo_header;
  45. uint32_t io_program_iter;
  46. uint32_t io_scan_chain_data_residual;
  47. uint32_t residual;
  48. uint32_t i;
  49. uint32_t index = 0;
  50. /*
  51. * De-assert reinit if the IO scan chain is intended for HIO. In
  52. * this, its the chain 3.
  53. */
  54. if (io_scan_chain_id == 3)
  55. clrbits_le32(&freeze_controller_base->hioctrl,
  56. SYSMGR_FRZCTRL_HIOCTRL_DLLRST_MASK);
  57. /*
  58. * Check if the scan chain engine is inactive and the
  59. * WFIFO is empty before enabling the IO scan chain
  60. */
  61. if (!scan_chain_engine_is_idle(SCAN_MAX_DELAY))
  62. return 1;
  63. /*
  64. * Enable IO Scan chain based on scan chain id
  65. * Note: only one chain can be enabled at a time
  66. */
  67. setbits_le32(&scan_manager_base->en, 1 << io_scan_chain_id);
  68. /*
  69. * Calculate number of iteration needed for full 128-bit (4 x32-bits)
  70. * bits shifting. Each TDI_TDO packet can shift in maximum 128-bits
  71. */
  72. io_program_iter = io_scan_chain_len_in_bits >>
  73. IO_SCAN_CHAIN_128BIT_SHIFT;
  74. io_scan_chain_data_residual = io_scan_chain_len_in_bits &
  75. IO_SCAN_CHAIN_128BIT_MASK;
  76. /* Construct TDI_TDO packet for 128-bit IO scan chain (2 bytes) */
  77. tdi_tdo_header = TDI_TDO_HEADER_FIRST_BYTE |
  78. (TDI_TDO_MAX_PAYLOAD << TDI_TDO_HEADER_SECOND_BYTE_SHIFT);
  79. /* Program IO scan chain in 128-bit iteration */
  80. for (i = 0; i < io_program_iter; i++) {
  81. /* write TDI_TDO packet header to scan manager */
  82. writel(tdi_tdo_header, &scan_manager_base->fifo_double_byte);
  83. /* calculate array index. Multiply by 4 as write 4 x 32bits */
  84. index = i * 4;
  85. /* write 4 successive 32-bit IO scan chain data into WFIFO */
  86. writel(iocsr_scan_chain[index],
  87. &scan_manager_base->fifo_quad_byte);
  88. writel(iocsr_scan_chain[index + 1],
  89. &scan_manager_base->fifo_quad_byte);
  90. writel(iocsr_scan_chain[index + 2],
  91. &scan_manager_base->fifo_quad_byte);
  92. writel(iocsr_scan_chain[index + 3],
  93. &scan_manager_base->fifo_quad_byte);
  94. /*
  95. * Check if the scan chain engine has completed the
  96. * IO scan chain data shifting
  97. */
  98. if (!scan_chain_engine_is_idle(SCAN_MAX_DELAY))
  99. goto error;
  100. }
  101. /* Calculate array index for final TDI_TDO packet */
  102. index = io_program_iter * 4;
  103. /* Final TDI_TDO packet if any */
  104. if (io_scan_chain_data_residual) {
  105. /*
  106. * Calculate number of quad bytes FIFO write
  107. * needed for the final TDI_TDO packet
  108. */
  109. io_program_iter = io_scan_chain_data_residual >>
  110. IO_SCAN_CHAIN_32BIT_SHIFT;
  111. /*
  112. * Construct TDI_TDO packet for remaining IO
  113. * scan chain (2 bytes)
  114. */
  115. tdi_tdo_header = TDI_TDO_HEADER_FIRST_BYTE |
  116. ((io_scan_chain_data_residual - 1) <<
  117. TDI_TDO_HEADER_SECOND_BYTE_SHIFT);
  118. /*
  119. * Program the last part of IO scan chain write TDI_TDO packet
  120. * header (2 bytes) to scan manager
  121. */
  122. writel(tdi_tdo_header, &scan_manager_base->fifo_double_byte);
  123. for (i = 0; i < io_program_iter; i++) {
  124. /*
  125. * write remaining scan chain data into scan
  126. * manager WFIFO with 4 bytes write
  127. */
  128. writel(iocsr_scan_chain[index + i],
  129. &scan_manager_base->fifo_quad_byte);
  130. }
  131. index += io_program_iter;
  132. residual = io_scan_chain_data_residual &
  133. IO_SCAN_CHAIN_32BIT_MASK;
  134. if (IO_SCAN_CHAIN_PAYLOAD_24BIT < residual) {
  135. /*
  136. * write the last 4B scan chain data
  137. * into scan manager WFIFO
  138. */
  139. writel(iocsr_scan_chain[index],
  140. &scan_manager_base->fifo_quad_byte);
  141. } else {
  142. /*
  143. * write the remaining 1 - 3 bytes scan chain
  144. * data into scan manager WFIFO byte by byte
  145. * to prevent JTAG engine shifting unused data
  146. * from the FIFO and mistaken the data as a
  147. * valid command (even though unused bits are
  148. * set to 0, but just to prevent hardware
  149. * glitch)
  150. */
  151. for (i = 0; i < residual; i += 8) {
  152. writel(((iocsr_scan_chain[index] >> i)
  153. & IO_SCAN_CHAIN_BYTE_MASK),
  154. &scan_manager_base->fifo_single_byte);
  155. }
  156. }
  157. /*
  158. * Check if the scan chain engine has completed the
  159. * IO scan chain data shifting
  160. */
  161. if (!scan_chain_engine_is_idle(SCAN_MAX_DELAY))
  162. goto error;
  163. }
  164. /* Disable IO Scan chain when configuration done*/
  165. clrbits_le32(&scan_manager_base->en, 1 << io_scan_chain_id);
  166. return 0;
  167. error:
  168. /* Disable IO Scan chain when error detected */
  169. clrbits_le32(&scan_manager_base->en, 1 << io_scan_chain_id);
  170. return 1;
  171. }
  172. int scan_mgr_configure_iocsr(void)
  173. {
  174. int status = 0;
  175. /* configure the IOCSR through scan chain */
  176. status |= scan_mgr_io_scan_chain_prg(0,
  177. CONFIG_HPS_IOCSR_SCANCHAIN0_LENGTH, iocsr_scan_chain0_table);
  178. status |= scan_mgr_io_scan_chain_prg(1,
  179. CONFIG_HPS_IOCSR_SCANCHAIN1_LENGTH, iocsr_scan_chain1_table);
  180. status |= scan_mgr_io_scan_chain_prg(2,
  181. CONFIG_HPS_IOCSR_SCANCHAIN2_LENGTH, iocsr_scan_chain2_table);
  182. status |= scan_mgr_io_scan_chain_prg(3,
  183. CONFIG_HPS_IOCSR_SCANCHAIN3_LENGTH, iocsr_scan_chain3_table);
  184. return status;
  185. }