fdt.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179
  1. /*
  2. * Copyright 2014-2015 Freescale Semiconductor, Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <efi_loader.h>
  8. #include <libfdt.h>
  9. #include <fdt_support.h>
  10. #include <phy.h>
  11. #ifdef CONFIG_FSL_LSCH3
  12. #include <asm/arch/fdt.h>
  13. #endif
  14. #ifdef CONFIG_FSL_ESDHC
  15. #include <fsl_esdhc.h>
  16. #endif
  17. #ifdef CONFIG_SYS_DPAA_FMAN
  18. #include <fsl_fman.h>
  19. #endif
  20. #ifdef CONFIG_MP
  21. #include <asm/arch/mp.h>
  22. #endif
  23. #include <fsl_sec.h>
  24. #include <asm/arch-fsl-layerscape/soc.h>
  25. #ifdef CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT
  26. #include <asm/armv8/sec_firmware.h>
  27. #endif
  28. int fdt_fixup_phy_connection(void *blob, int offset, phy_interface_t phyc)
  29. {
  30. return fdt_setprop_string(blob, offset, "phy-connection-type",
  31. phy_string_for_interface(phyc));
  32. }
  33. #ifdef CONFIG_MP
  34. void ft_fixup_cpu(void *blob)
  35. {
  36. int off;
  37. __maybe_unused u64 spin_tbl_addr = (u64)get_spin_tbl_addr();
  38. fdt32_t *reg;
  39. int addr_cells;
  40. u64 val, core_id;
  41. size_t *boot_code_size = &(__secondary_boot_code_size);
  42. #if defined(CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT) && defined(CONFIG_ARMV8_PSCI)
  43. int node;
  44. u32 psci_ver;
  45. /* Check the psci version to determine if the psci is supported */
  46. psci_ver = sec_firmware_support_psci_version();
  47. if (psci_ver == 0xffffffff) {
  48. /* remove psci DT node */
  49. node = fdt_path_offset(blob, "/psci");
  50. if (node >= 0)
  51. goto remove_psci_node;
  52. node = fdt_node_offset_by_compatible(blob, -1, "arm,psci");
  53. if (node >= 0)
  54. goto remove_psci_node;
  55. node = fdt_node_offset_by_compatible(blob, -1, "arm,psci-0.2");
  56. if (node >= 0)
  57. goto remove_psci_node;
  58. node = fdt_node_offset_by_compatible(blob, -1, "arm,psci-1.0");
  59. if (node >= 0)
  60. goto remove_psci_node;
  61. remove_psci_node:
  62. if (node >= 0)
  63. fdt_del_node(blob, node);
  64. } else {
  65. return;
  66. }
  67. #endif
  68. off = fdt_path_offset(blob, "/cpus");
  69. if (off < 0) {
  70. puts("couldn't find /cpus node\n");
  71. return;
  72. }
  73. of_bus_default_count_cells(blob, off, &addr_cells, NULL);
  74. off = fdt_node_offset_by_prop_value(blob, -1, "device_type", "cpu", 4);
  75. while (off != -FDT_ERR_NOTFOUND) {
  76. reg = (fdt32_t *)fdt_getprop(blob, off, "reg", 0);
  77. if (reg) {
  78. core_id = of_read_number(reg, addr_cells);
  79. if (core_id == 0 || (is_core_online(core_id))) {
  80. val = spin_tbl_addr;
  81. val += id_to_core(core_id) *
  82. SPIN_TABLE_ELEM_SIZE;
  83. val = cpu_to_fdt64(val);
  84. fdt_setprop_string(blob, off, "enable-method",
  85. "spin-table");
  86. fdt_setprop(blob, off, "cpu-release-addr",
  87. &val, sizeof(val));
  88. } else {
  89. debug("skipping offline core\n");
  90. }
  91. } else {
  92. puts("Warning: found cpu node without reg property\n");
  93. }
  94. off = fdt_node_offset_by_prop_value(blob, off, "device_type",
  95. "cpu", 4);
  96. }
  97. fdt_add_mem_rsv(blob, (uintptr_t)&secondary_boot_code,
  98. *boot_code_size);
  99. #if defined(CONFIG_EFI_LOADER) && !defined(CONFIG_SPL_BUILD)
  100. efi_add_memory_map((uintptr_t)&secondary_boot_code,
  101. ALIGN(*boot_code_size, EFI_PAGE_SIZE) >> EFI_PAGE_SHIFT,
  102. EFI_RESERVED_MEMORY_TYPE, false);
  103. #endif
  104. }
  105. #endif
  106. void fsl_fdt_disable_usb(void *blob)
  107. {
  108. int off;
  109. /*
  110. * SYSCLK is used as a reference clock for USB. When the USB
  111. * controller is used, SYSCLK must meet the additional requirement
  112. * of 100 MHz.
  113. */
  114. if (CONFIG_SYS_CLK_FREQ != 100000000) {
  115. off = fdt_node_offset_by_compatible(blob, -1, "snps,dwc3");
  116. while (off != -FDT_ERR_NOTFOUND) {
  117. fdt_status_disabled(blob, off);
  118. off = fdt_node_offset_by_compatible(blob, off,
  119. "snps,dwc3");
  120. }
  121. }
  122. }
  123. void ft_cpu_setup(void *blob, bd_t *bd)
  124. {
  125. #ifdef CONFIG_FSL_LSCH2
  126. struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR);
  127. unsigned int svr = in_be32(&gur->svr);
  128. /* delete crypto node if not on an E-processor */
  129. if (!IS_E_PROCESSOR(svr))
  130. fdt_fixup_crypto_node(blob, 0);
  131. #if CONFIG_SYS_FSL_SEC_COMPAT >= 4
  132. else {
  133. ccsr_sec_t __iomem *sec;
  134. sec = (void __iomem *)CONFIG_SYS_FSL_SEC_ADDR;
  135. fdt_fixup_crypto_node(blob, sec_in32(&sec->secvid_ms));
  136. }
  137. #endif
  138. #endif
  139. #ifdef CONFIG_MP
  140. ft_fixup_cpu(blob);
  141. #endif
  142. #ifdef CONFIG_SYS_NS16550
  143. do_fixup_by_compat_u32(blob, "fsl,ns16550",
  144. "clock-frequency", CONFIG_SYS_NS16550_CLK, 1);
  145. #endif
  146. do_fixup_by_compat_u32(blob, "fixed-clock",
  147. "clock-frequency", CONFIG_SYS_CLK_FREQ, 1);
  148. #ifdef CONFIG_PCI
  149. ft_pci_setup(blob, bd);
  150. #endif
  151. #ifdef CONFIG_FSL_ESDHC
  152. fdt_fixup_esdhc(blob, bd);
  153. #endif
  154. #ifdef CONFIG_SYS_DPAA_FMAN
  155. fdt_fixup_fman_firmware(blob);
  156. #endif
  157. fsl_fdt_disable_usb(blob);
  158. }