ds1307.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2001, 2002, 2003
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. * Keith Outwater, keith_outwater@mvis.com`
  6. * Steven Scholz, steven.scholz@imc-berlin.de
  7. */
  8. /*
  9. * Date & Time support (no alarms) for Dallas Semiconductor (now Maxim)
  10. * DS1307 and DS1338/9 Real Time Clock (RTC).
  11. *
  12. * based on ds1337.c
  13. */
  14. #include <common.h>
  15. #include <command.h>
  16. #include <dm.h>
  17. #include <rtc.h>
  18. #include <i2c.h>
  19. enum ds_type {
  20. ds_1307,
  21. ds_1337,
  22. ds_1340,
  23. mcp794xx,
  24. };
  25. /*
  26. * RTC register addresses
  27. */
  28. #define RTC_SEC_REG_ADDR 0x00
  29. #define RTC_MIN_REG_ADDR 0x01
  30. #define RTC_HR_REG_ADDR 0x02
  31. #define RTC_DAY_REG_ADDR 0x03
  32. #define RTC_DATE_REG_ADDR 0x04
  33. #define RTC_MON_REG_ADDR 0x05
  34. #define RTC_YR_REG_ADDR 0x06
  35. #define RTC_CTL_REG_ADDR 0x07
  36. #define RTC_SEC_BIT_CH 0x80 /* Clock Halt (in Register 0) */
  37. #define RTC_CTL_BIT_RS0 0x01 /* Rate select 0 */
  38. #define RTC_CTL_BIT_RS1 0x02 /* Rate select 1 */
  39. #define RTC_CTL_BIT_SQWE 0x10 /* Square Wave Enable */
  40. #define RTC_CTL_BIT_OUT 0x80 /* Output Control */
  41. /* MCP7941X-specific bits */
  42. #define MCP7941X_BIT_ST 0x80
  43. #define MCP7941X_BIT_VBATEN 0x08
  44. #ifndef CONFIG_DM_RTC
  45. #if defined(CONFIG_CMD_DATE)
  46. /*---------------------------------------------------------------------*/
  47. #undef DEBUG_RTC
  48. #ifdef DEBUG_RTC
  49. #define DEBUGR(fmt, args...) printf(fmt, ##args)
  50. #else
  51. #define DEBUGR(fmt, args...)
  52. #endif
  53. /*---------------------------------------------------------------------*/
  54. #ifndef CONFIG_SYS_I2C_RTC_ADDR
  55. # define CONFIG_SYS_I2C_RTC_ADDR 0x68
  56. #endif
  57. #if defined(CONFIG_RTC_DS1307) && (CONFIG_SYS_I2C_SPEED > 100000)
  58. # error The DS1307 is specified only up to 100kHz!
  59. #endif
  60. static uchar rtc_read (uchar reg);
  61. static void rtc_write (uchar reg, uchar val);
  62. /*
  63. * Get the current time from the RTC
  64. */
  65. int rtc_get (struct rtc_time *tmp)
  66. {
  67. int rel = 0;
  68. uchar sec, min, hour, mday, wday, mon, year;
  69. #ifdef CONFIG_RTC_MCP79411
  70. read_rtc:
  71. #endif
  72. sec = rtc_read (RTC_SEC_REG_ADDR);
  73. min = rtc_read (RTC_MIN_REG_ADDR);
  74. hour = rtc_read (RTC_HR_REG_ADDR);
  75. wday = rtc_read (RTC_DAY_REG_ADDR);
  76. mday = rtc_read (RTC_DATE_REG_ADDR);
  77. mon = rtc_read (RTC_MON_REG_ADDR);
  78. year = rtc_read (RTC_YR_REG_ADDR);
  79. DEBUGR ("Get RTC year: %02x mon: %02x mday: %02x wday: %02x "
  80. "hr: %02x min: %02x sec: %02x\n",
  81. year, mon, mday, wday, hour, min, sec);
  82. #ifdef CONFIG_RTC_DS1307
  83. if (sec & RTC_SEC_BIT_CH) {
  84. printf ("### Warning: RTC oscillator has stopped\n");
  85. /* clear the CH flag */
  86. rtc_write (RTC_SEC_REG_ADDR,
  87. rtc_read (RTC_SEC_REG_ADDR) & ~RTC_SEC_BIT_CH);
  88. rel = -1;
  89. }
  90. #endif
  91. #ifdef CONFIG_RTC_MCP79411
  92. /* make sure that the backup battery is enabled */
  93. if (!(wday & MCP7941X_BIT_VBATEN)) {
  94. rtc_write(RTC_DAY_REG_ADDR,
  95. wday | MCP7941X_BIT_VBATEN);
  96. }
  97. /* clock halted? turn it on, so clock can tick. */
  98. if (!(sec & MCP7941X_BIT_ST)) {
  99. rtc_write(RTC_SEC_REG_ADDR, MCP7941X_BIT_ST);
  100. printf("Started RTC\n");
  101. goto read_rtc;
  102. }
  103. #endif
  104. tmp->tm_sec = bcd2bin (sec & 0x7F);
  105. tmp->tm_min = bcd2bin (min & 0x7F);
  106. tmp->tm_hour = bcd2bin (hour & 0x3F);
  107. tmp->tm_mday = bcd2bin (mday & 0x3F);
  108. tmp->tm_mon = bcd2bin (mon & 0x1F);
  109. tmp->tm_year = bcd2bin (year) + ( bcd2bin (year) >= 70 ? 1900 : 2000);
  110. tmp->tm_wday = bcd2bin ((wday - 1) & 0x07);
  111. tmp->tm_yday = 0;
  112. tmp->tm_isdst= 0;
  113. DEBUGR ("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  114. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  115. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  116. return rel;
  117. }
  118. /*
  119. * Set the RTC
  120. */
  121. int rtc_set (struct rtc_time *tmp)
  122. {
  123. DEBUGR ("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  124. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  125. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  126. if (tmp->tm_year < 1970 || tmp->tm_year > 2069)
  127. printf("WARNING: year should be between 1970 and 2069!\n");
  128. rtc_write (RTC_YR_REG_ADDR, bin2bcd (tmp->tm_year % 100));
  129. rtc_write (RTC_MON_REG_ADDR, bin2bcd (tmp->tm_mon));
  130. #ifdef CONFIG_RTC_MCP79411
  131. rtc_write (RTC_DAY_REG_ADDR,
  132. bin2bcd (tmp->tm_wday + 1) | MCP7941X_BIT_VBATEN);
  133. #else
  134. rtc_write (RTC_DAY_REG_ADDR, bin2bcd (tmp->tm_wday + 1));
  135. #endif
  136. rtc_write (RTC_DATE_REG_ADDR, bin2bcd (tmp->tm_mday));
  137. rtc_write (RTC_HR_REG_ADDR, bin2bcd (tmp->tm_hour));
  138. rtc_write (RTC_MIN_REG_ADDR, bin2bcd (tmp->tm_min));
  139. #ifdef CONFIG_RTC_MCP79411
  140. rtc_write (RTC_SEC_REG_ADDR, bin2bcd (tmp->tm_sec) | MCP7941X_BIT_ST);
  141. #else
  142. rtc_write (RTC_SEC_REG_ADDR, bin2bcd (tmp->tm_sec));
  143. #endif
  144. return 0;
  145. }
  146. /*
  147. * Reset the RTC. We setting the date back to 1970-01-01.
  148. * We also enable the oscillator output on the SQW/OUT pin and program
  149. * it for 32,768 Hz output. Note that according to the datasheet, turning
  150. * on the square wave output increases the current drain on the backup
  151. * battery to something between 480nA and 800nA.
  152. */
  153. void rtc_reset (void)
  154. {
  155. rtc_write (RTC_SEC_REG_ADDR, 0x00); /* clearing Clock Halt */
  156. rtc_write (RTC_CTL_REG_ADDR, RTC_CTL_BIT_SQWE | RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS0);
  157. }
  158. /*
  159. * Helper functions
  160. */
  161. static
  162. uchar rtc_read (uchar reg)
  163. {
  164. return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg));
  165. }
  166. static void rtc_write (uchar reg, uchar val)
  167. {
  168. i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val);
  169. }
  170. #endif /* CONFIG_CMD_DATE*/
  171. #endif /* !CONFIG_DM_RTC */
  172. #ifdef CONFIG_DM_RTC
  173. static int ds1307_rtc_set(struct udevice *dev, const struct rtc_time *tm)
  174. {
  175. int ret;
  176. uchar buf[7];
  177. enum ds_type type = dev_get_driver_data(dev);
  178. debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  179. tm->tm_year, tm->tm_mon, tm->tm_mday, tm->tm_wday,
  180. tm->tm_hour, tm->tm_min, tm->tm_sec);
  181. if (tm->tm_year < 1970 || tm->tm_year > 2069)
  182. printf("WARNING: year should be between 1970 and 2069!\n");
  183. buf[RTC_YR_REG_ADDR] = bin2bcd(tm->tm_year % 100);
  184. buf[RTC_MON_REG_ADDR] = bin2bcd(tm->tm_mon);
  185. buf[RTC_DAY_REG_ADDR] = bin2bcd(tm->tm_wday + 1);
  186. buf[RTC_DATE_REG_ADDR] = bin2bcd(tm->tm_mday);
  187. buf[RTC_HR_REG_ADDR] = bin2bcd(tm->tm_hour);
  188. buf[RTC_MIN_REG_ADDR] = bin2bcd(tm->tm_min);
  189. buf[RTC_SEC_REG_ADDR] = bin2bcd(tm->tm_sec);
  190. if (type == mcp794xx) {
  191. buf[RTC_DAY_REG_ADDR] |= MCP7941X_BIT_VBATEN;
  192. buf[RTC_SEC_REG_ADDR] |= MCP7941X_BIT_ST;
  193. }
  194. ret = dm_i2c_write(dev, 0, buf, sizeof(buf));
  195. if (ret < 0)
  196. return ret;
  197. return 0;
  198. }
  199. static int ds1307_rtc_get(struct udevice *dev, struct rtc_time *tm)
  200. {
  201. int ret;
  202. uchar buf[7];
  203. enum ds_type type = dev_get_driver_data(dev);
  204. read_rtc:
  205. ret = dm_i2c_read(dev, 0, buf, sizeof(buf));
  206. if (ret < 0)
  207. return ret;
  208. if (type == ds_1307) {
  209. if (buf[RTC_SEC_REG_ADDR] & RTC_SEC_BIT_CH) {
  210. printf("### Warning: RTC oscillator has stopped\n");
  211. /* clear the CH flag */
  212. buf[RTC_SEC_REG_ADDR] &= ~RTC_SEC_BIT_CH;
  213. dm_i2c_reg_write(dev, RTC_SEC_REG_ADDR,
  214. buf[RTC_SEC_REG_ADDR]);
  215. return -1;
  216. }
  217. }
  218. if (type == mcp794xx) {
  219. /* make sure that the backup battery is enabled */
  220. if (!(buf[RTC_DAY_REG_ADDR] & MCP7941X_BIT_VBATEN)) {
  221. dm_i2c_reg_write(dev, RTC_DAY_REG_ADDR,
  222. buf[RTC_DAY_REG_ADDR] |
  223. MCP7941X_BIT_VBATEN);
  224. }
  225. /* clock halted? turn it on, so clock can tick. */
  226. if (!(buf[RTC_SEC_REG_ADDR] & MCP7941X_BIT_ST)) {
  227. dm_i2c_reg_write(dev, RTC_SEC_REG_ADDR,
  228. MCP7941X_BIT_ST);
  229. printf("Started RTC\n");
  230. goto read_rtc;
  231. }
  232. }
  233. tm->tm_sec = bcd2bin(buf[RTC_SEC_REG_ADDR] & 0x7F);
  234. tm->tm_min = bcd2bin(buf[RTC_MIN_REG_ADDR] & 0x7F);
  235. tm->tm_hour = bcd2bin(buf[RTC_HR_REG_ADDR] & 0x3F);
  236. tm->tm_mday = bcd2bin(buf[RTC_DATE_REG_ADDR] & 0x3F);
  237. tm->tm_mon = bcd2bin(buf[RTC_MON_REG_ADDR] & 0x1F);
  238. tm->tm_year = bcd2bin(buf[RTC_YR_REG_ADDR]) +
  239. (bcd2bin(buf[RTC_YR_REG_ADDR]) >= 70 ?
  240. 1900 : 2000);
  241. tm->tm_wday = bcd2bin((buf[RTC_DAY_REG_ADDR] - 1) & 0x07);
  242. tm->tm_yday = 0;
  243. tm->tm_isdst = 0;
  244. debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  245. tm->tm_year, tm->tm_mon, tm->tm_mday, tm->tm_wday,
  246. tm->tm_hour, tm->tm_min, tm->tm_sec);
  247. return 0;
  248. }
  249. static int ds1307_rtc_reset(struct udevice *dev)
  250. {
  251. int ret;
  252. /* clear Clock Halt */
  253. ret = dm_i2c_reg_write(dev, RTC_SEC_REG_ADDR, 0x00);
  254. if (ret < 0)
  255. return ret;
  256. ret = dm_i2c_reg_write(dev, RTC_CTL_REG_ADDR,
  257. RTC_CTL_BIT_SQWE | RTC_CTL_BIT_RS1 |
  258. RTC_CTL_BIT_RS0);
  259. if (ret < 0)
  260. return ret;
  261. return 0;
  262. }
  263. static int ds1307_probe(struct udevice *dev)
  264. {
  265. i2c_set_chip_flags(dev, DM_I2C_CHIP_RD_ADDRESS |
  266. DM_I2C_CHIP_WR_ADDRESS);
  267. return 0;
  268. }
  269. static const struct rtc_ops ds1307_rtc_ops = {
  270. .get = ds1307_rtc_get,
  271. .set = ds1307_rtc_set,
  272. .reset = ds1307_rtc_reset,
  273. };
  274. static const struct udevice_id ds1307_rtc_ids[] = {
  275. { .compatible = "dallas,ds1307", .data = ds_1307 },
  276. { .compatible = "dallas,ds1337", .data = ds_1337 },
  277. { .compatible = "dallas,ds1340", .data = ds_1340 },
  278. { .compatible = "microchip,mcp7941x", .data = mcp794xx },
  279. { }
  280. };
  281. U_BOOT_DRIVER(rtc_ds1307) = {
  282. .name = "rtc-ds1307",
  283. .id = UCLASS_RTC,
  284. .probe = ds1307_probe,
  285. .of_match = ds1307_rtc_ids,
  286. .ops = &ds1307_rtc_ops,
  287. };
  288. #endif /* CONFIG_DM_RTC */