Kconfig 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. menu "Reset Controller Support"
  2. config DM_RESET
  3. bool "Enable reset controllers using Driver Model"
  4. depends on DM && OF_CONTROL
  5. help
  6. Enable support for the reset controller driver class. Many hardware
  7. modules are equipped with a reset signal, typically driven by some
  8. reset controller hardware module within the chip. In U-Boot, reset
  9. controller drivers allow control over these reset signals. In some
  10. cases this API is applicable to chips outside the CPU as well,
  11. although driving such reset isgnals using GPIOs may be more
  12. appropriate in this case.
  13. config SANDBOX_RESET
  14. bool "Enable the sandbox reset test driver"
  15. depends on DM_MAILBOX && SANDBOX
  16. help
  17. Enable support for a test reset controller implementation, which
  18. simply accepts requests to reset various HW modules without actually
  19. doing anything beyond a little error checking.
  20. config STI_RESET
  21. bool "Enable the STi reset"
  22. depends on ARCH_STI
  23. help
  24. Support for reset controllers on STMicroelectronics STiH407 family SoCs.
  25. Say Y if you want to control reset signals provided by system config
  26. block.
  27. config STM32_RESET
  28. bool "Enable the STM32 reset"
  29. depends on STM32 || ARCH_STM32MP
  30. help
  31. Support for reset controllers on STMicroelectronics STM32 family SoCs.
  32. This resset driver is compatible with STM32 F4/F7 and H7 SoCs.
  33. config TEGRA_CAR_RESET
  34. bool "Enable Tegra CAR-based reset driver"
  35. depends on TEGRA_CAR
  36. help
  37. Enable support for manipulating Tegra's on-SoC reset signals via
  38. direct register access to the Tegra CAR (Clock And Reset controller).
  39. config TEGRA186_RESET
  40. bool "Enable Tegra186 BPMP-based reset driver"
  41. depends on TEGRA186_BPMP
  42. help
  43. Enable support for manipulating Tegra's on-SoC reset signals via IPC
  44. requests to the BPMP (Boot and Power Management Processor).
  45. config RESET_BCM6345
  46. bool "Reset controller driver for BCM6345"
  47. depends on DM_RESET && ARCH_BMIPS
  48. help
  49. Support reset controller on BCM6345.
  50. config RESET_UNIPHIER
  51. bool "Reset controller driver for UniPhier SoCs"
  52. depends on ARCH_UNIPHIER
  53. default y
  54. help
  55. Support for reset controllers on UniPhier SoCs.
  56. Say Y if you want to control reset signals provided by System Control
  57. block, Media I/O block, Peripheral Block.
  58. config AST2500_RESET
  59. bool "Reset controller driver for AST2500 SoCs"
  60. depends on DM_RESET && WDT_ASPEED
  61. default y if ASPEED_AST2500
  62. help
  63. Support for reset controller on AST2500 SoC. This controller uses
  64. watchdog to reset different peripherals and thus only supports
  65. resets that are supported by watchdog. The main limitation though
  66. is that some reset signals, like I2C or MISC reset multiple devices.
  67. config RESET_ROCKCHIP
  68. bool "Reset controller driver for Rockchip SoCs"
  69. depends on DM_RESET && ARCH_ROCKCHIP && CLK
  70. default y
  71. help
  72. Support for reset controller on rockchip SoC. The main limitation
  73. though is that some reset signals, like I2C or MISC reset multiple
  74. devices.
  75. config RESET_MESON
  76. bool "Reset controller driver for Amlogic Meson SoCs"
  77. depends on DM_RESET && ARCH_MESON
  78. imply REGMAP
  79. default y
  80. help
  81. Support for reset controller on Amlogic Meson SoC.
  82. config RESET_SOCFPGA
  83. bool "Reset controller driver for SoCFPGA"
  84. depends on DM_RESET && ARCH_SOCFPGA
  85. default y
  86. help
  87. Support for reset controller on SoCFPGA platform.
  88. endmenu