mvebu_gpio.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2016 Stefan Roese <sr@denx.de>
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <asm/gpio.h>
  8. #include <asm/io.h>
  9. #include <errno.h>
  10. #define MVEBU_GPIOS_PER_BANK 32
  11. struct mvebu_gpio_regs {
  12. u32 data_out;
  13. u32 io_conf;
  14. u32 blink_en;
  15. u32 in_pol;
  16. u32 data_in;
  17. };
  18. struct mvebu_gpio_priv {
  19. struct mvebu_gpio_regs *regs;
  20. char name[2];
  21. };
  22. static int mvebu_gpio_direction_input(struct udevice *dev, unsigned int gpio)
  23. {
  24. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  25. struct mvebu_gpio_regs *regs = priv->regs;
  26. setbits_le32(&regs->io_conf, BIT(gpio));
  27. return 0;
  28. }
  29. static int mvebu_gpio_direction_output(struct udevice *dev, unsigned gpio,
  30. int value)
  31. {
  32. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  33. struct mvebu_gpio_regs *regs = priv->regs;
  34. if (value)
  35. setbits_le32(&regs->data_out, BIT(gpio));
  36. else
  37. clrbits_le32(&regs->data_out, BIT(gpio));
  38. clrbits_le32(&regs->io_conf, BIT(gpio));
  39. return 0;
  40. }
  41. static int mvebu_gpio_get_function(struct udevice *dev, unsigned gpio)
  42. {
  43. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  44. struct mvebu_gpio_regs *regs = priv->regs;
  45. u32 val;
  46. val = readl(&regs->io_conf) & BIT(gpio);
  47. if (val)
  48. return GPIOF_INPUT;
  49. else
  50. return GPIOF_OUTPUT;
  51. }
  52. static int mvebu_gpio_set_value(struct udevice *dev, unsigned gpio,
  53. int value)
  54. {
  55. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  56. struct mvebu_gpio_regs *regs = priv->regs;
  57. if (value)
  58. setbits_le32(&regs->data_out, BIT(gpio));
  59. else
  60. clrbits_le32(&regs->data_out, BIT(gpio));
  61. return 0;
  62. }
  63. static int mvebu_gpio_get_value(struct udevice *dev, unsigned gpio)
  64. {
  65. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  66. struct mvebu_gpio_regs *regs = priv->regs;
  67. return !!(readl(&regs->data_in) & BIT(gpio));
  68. }
  69. static int mvebu_gpio_probe(struct udevice *dev)
  70. {
  71. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  72. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  73. priv->regs = (struct mvebu_gpio_regs *)devfdt_get_addr(dev);
  74. uc_priv->gpio_count = MVEBU_GPIOS_PER_BANK;
  75. priv->name[0] = 'A' + dev->req_seq;
  76. uc_priv->bank_name = priv->name;
  77. return 0;
  78. }
  79. static const struct dm_gpio_ops mvebu_gpio_ops = {
  80. .direction_input = mvebu_gpio_direction_input,
  81. .direction_output = mvebu_gpio_direction_output,
  82. .get_function = mvebu_gpio_get_function,
  83. .get_value = mvebu_gpio_get_value,
  84. .set_value = mvebu_gpio_set_value,
  85. };
  86. static const struct udevice_id mvebu_gpio_ids[] = {
  87. { .compatible = "marvell,orion-gpio" },
  88. { }
  89. };
  90. U_BOOT_DRIVER(gpio_mvebu) = {
  91. .name = "gpio_mvebu",
  92. .id = UCLASS_GPIO,
  93. .of_match = mvebu_gpio_ids,
  94. .ops = &mvebu_gpio_ops,
  95. .probe = mvebu_gpio_probe,
  96. .priv_auto_alloc_size = sizeof(struct mvebu_gpio_priv),
  97. };