pnp_def.h 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
  4. *
  5. * Adapted from coreboot src/include/device/pnp_def.h
  6. * and arch/x86/include/arch/io.h
  7. */
  8. #ifndef _ASM_PNP_DEF_H_
  9. #define _ASM_PNP_DEF_H_
  10. #include <asm/io.h>
  11. #define PNP_IDX_EN 0x30
  12. #define PNP_IDX_IO0 0x60
  13. #define PNP_IDX_IO1 0x62
  14. #define PNP_IDX_IO2 0x64
  15. #define PNP_IDX_IO3 0x66
  16. #define PNP_IDX_IRQ0 0x70
  17. #define PNP_IDX_IRQ1 0x72
  18. #define PNP_IDX_DRQ0 0x74
  19. #define PNP_IDX_DRQ1 0x75
  20. #define PNP_IDX_MSC0 0xf0
  21. #define PNP_IDX_MSC1 0xf1
  22. /* Generic functions for pnp devices */
  23. /*
  24. * pnp device is a 16-bit integer composed of its i/o port address at high byte
  25. * and logic function number at low byte.
  26. */
  27. #define PNP_DEV(PORT, FUNC) (((PORT) << 8) | (FUNC))
  28. static inline void pnp_write_config(uint16_t dev, uint8_t reg, uint8_t value)
  29. {
  30. uint8_t port = dev >> 8;
  31. outb(reg, port);
  32. outb(value, port + 1);
  33. }
  34. static inline uint8_t pnp_read_config(uint16_t dev, uint8_t reg)
  35. {
  36. uint8_t port = dev >> 8;
  37. outb(reg, port);
  38. return inb(port + 1);
  39. }
  40. static inline void pnp_set_logical_device(uint16_t dev)
  41. {
  42. uint8_t device = dev & 0xff;
  43. pnp_write_config(dev, 0x07, device);
  44. }
  45. static inline void pnp_set_enable(uint16_t dev, int enable)
  46. {
  47. pnp_write_config(dev, PNP_IDX_EN, enable ? 1 : 0);
  48. }
  49. static inline int pnp_read_enable(uint16_t dev)
  50. {
  51. return !!pnp_read_config(dev, PNP_IDX_EN);
  52. }
  53. static inline void pnp_set_iobase(uint16_t dev, uint8_t index, uint16_t iobase)
  54. {
  55. pnp_write_config(dev, index + 0, (iobase >> 8) & 0xff);
  56. pnp_write_config(dev, index + 1, iobase & 0xff);
  57. }
  58. static inline uint16_t pnp_read_iobase(uint16_t dev, uint8_t index)
  59. {
  60. return ((uint16_t)(pnp_read_config(dev, index)) << 8) |
  61. pnp_read_config(dev, index + 1);
  62. }
  63. static inline void pnp_set_irq(uint16_t dev, uint8_t index, unsigned irq)
  64. {
  65. pnp_write_config(dev, index, irq);
  66. }
  67. static inline void pnp_set_drq(uint16_t dev, uint8_t index, unsigned drq)
  68. {
  69. pnp_write_config(dev, index, drq & 0xff);
  70. }
  71. #endif /* _ASM_PNP_DEF_H_ */