qemu.h 807 B

12345678910111213141516171819202122232425262728293031323334353637383940
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
  4. */
  5. #ifndef _ARCH_QEMU_H_
  6. #define _ARCH_QEMU_H_
  7. /* Programmable Attribute Map (PAM) Registers */
  8. #define I440FX_PAM 0x59
  9. #define Q35_PAM 0x90
  10. #define PAM_NUM 7
  11. #define PAM_RW 0x33
  12. /* X-Bus Chip Select Register */
  13. #define XBCS 0x4e
  14. #define APIC_EN (1 << 8)
  15. /* IDE Timing Register */
  16. #define IDE0_TIM 0x40
  17. #define IDE1_TIM 0x42
  18. #define IDE_DECODE_EN (1 << 15)
  19. /* PCIe ECAM Base Address Register */
  20. #define PCIEX_BAR 0x60
  21. #define BAR_EN (1 << 0)
  22. /* I/O Ports */
  23. #define CMOS_ADDR_PORT 0x70
  24. #define CMOS_DATA_PORT 0x71
  25. #define LOW_RAM_ADDR 0x34
  26. #define HIGH_RAM_ADDR 0x35
  27. /* PM registers */
  28. #define PMBA 0x40
  29. #define PMREGMISC 0x80
  30. #define PMIOSE (1 << 0)
  31. #endif /* _ARCH_QEMU_H_ */