cpu.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2016 Google, Inc
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <errno.h>
  8. #include <asm/cpu_common.h>
  9. #include <asm/intel_regs.h>
  10. #include <asm/lapic.h>
  11. #include <asm/lpc_common.h>
  12. #include <asm/msr.h>
  13. #include <asm/mtrr.h>
  14. #include <asm/post.h>
  15. #include <asm/microcode.h>
  16. DECLARE_GLOBAL_DATA_PTR;
  17. static int report_bist_failure(void)
  18. {
  19. if (gd->arch.bist != 0) {
  20. post_code(POST_BIST_FAILURE);
  21. printf("BIST failed: %08x\n", gd->arch.bist);
  22. return -EFAULT;
  23. }
  24. return 0;
  25. }
  26. int cpu_common_init(void)
  27. {
  28. struct udevice *dev, *lpc;
  29. int ret;
  30. /* Halt if there was a built in self test failure */
  31. ret = report_bist_failure();
  32. if (ret)
  33. return ret;
  34. enable_lapic();
  35. ret = microcode_update_intel();
  36. if (ret && ret != -EEXIST) {
  37. debug("%s: Microcode update failure (err=%d)\n", __func__, ret);
  38. return ret;
  39. }
  40. /* Enable upper 128bytes of CMOS */
  41. writel(1 << 2, RCB_REG(RC));
  42. /* Early chipset init required before RAM init can work */
  43. uclass_first_device(UCLASS_NORTHBRIDGE, &dev);
  44. ret = uclass_first_device(UCLASS_LPC, &lpc);
  45. if (ret)
  46. return ret;
  47. if (!lpc)
  48. return -ENODEV;
  49. /* Cause the SATA device to do its early init */
  50. uclass_first_device(UCLASS_AHCI, &dev);
  51. return 0;
  52. }
  53. int cpu_set_flex_ratio_to_tdp_nominal(void)
  54. {
  55. msr_t flex_ratio, msr;
  56. u8 nominal_ratio;
  57. /* Check for Flex Ratio support */
  58. flex_ratio = msr_read(MSR_FLEX_RATIO);
  59. if (!(flex_ratio.lo & FLEX_RATIO_EN))
  60. return -EINVAL;
  61. /* Check for >0 configurable TDPs */
  62. msr = msr_read(MSR_PLATFORM_INFO);
  63. if (((msr.hi >> 1) & 3) == 0)
  64. return -EINVAL;
  65. /* Use nominal TDP ratio for flex ratio */
  66. msr = msr_read(MSR_CONFIG_TDP_NOMINAL);
  67. nominal_ratio = msr.lo & 0xff;
  68. /* See if flex ratio is already set to nominal TDP ratio */
  69. if (((flex_ratio.lo >> 8) & 0xff) == nominal_ratio)
  70. return 0;
  71. /* Set flex ratio to nominal TDP ratio */
  72. flex_ratio.lo &= ~0xff00;
  73. flex_ratio.lo |= nominal_ratio << 8;
  74. flex_ratio.lo |= FLEX_RATIO_LOCK;
  75. msr_write(MSR_FLEX_RATIO, flex_ratio);
  76. /* Set flex ratio in soft reset data register bits 11:6 */
  77. clrsetbits_le32(RCB_REG(SOFT_RESET_DATA), 0x3f << 6,
  78. (nominal_ratio & 0x3f) << 6);
  79. debug("CPU: Soft reset to set up flex ratio\n");
  80. /* Set soft reset control to use register value */
  81. setbits_le32(RCB_REG(SOFT_RESET_CTRL), 1);
  82. /* Issue warm reset, will be "CPU only" due to soft reset data */
  83. outb(0x0, IO_PORT_RESET);
  84. outb(SYS_RST | RST_CPU, IO_PORT_RESET);
  85. cpu_hlt();
  86. /* Not reached */
  87. return -EINVAL;
  88. }