socfpga_cyclone5_socrates.dts 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Copyright (C) 2014 Steffen Trumtrar <s.trumtrar@pengutronix.de>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include "socfpga_cyclone5.dtsi"
  7. / {
  8. model = "EBV SOCrates";
  9. compatible = "ebv,socrates", "altr,socfpga-cyclone5", "altr,socfpga";
  10. chosen {
  11. bootargs = "console=ttyS0,115200";
  12. };
  13. aliases {
  14. spi0 = "/spi@ff705000"; /* QSPI */
  15. spi1 = "/spi@fff00000";
  16. spi2 = "/spi@fff01000";
  17. };
  18. memory {
  19. name = "memory";
  20. device_type = "memory";
  21. reg = <0x0 0x40000000>; /* 1GB */
  22. };
  23. };
  24. &gmac1 {
  25. status = "okay";
  26. };
  27. &i2c0 {
  28. status = "okay";
  29. rtc: rtc@68 {
  30. compatible = "stm,m41t82";
  31. reg = <0x68>;
  32. };
  33. };
  34. &mmc {
  35. status = "okay";
  36. };
  37. &qspi {
  38. status = "okay";
  39. flash0: n25q00@0 {
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. compatible = "n25q00";
  43. reg = <0>; /* chip select */
  44. spi-max-frequency = <50000000>;
  45. m25p,fast-read;
  46. page-size = <256>;
  47. block-size = <16>; /* 2^16, 64KB */
  48. read-delay = <4>; /* delay value in read data capture register */
  49. tshsl-ns = <50>;
  50. tsd2d-ns = <50>;
  51. tchsh-ns = <4>;
  52. tslch-ns = <4>;
  53. };
  54. };