clock_manager.h 505 B

12345678910111213141516171819202122
  1. /*
  2. * Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef _CLOCK_MANAGER_H_
  7. #define _CLOCK_MANAGER_H_
  8. #ifndef __ASSEMBLER__
  9. void cm_wait_for_lock(u32 mask);
  10. int cm_wait_for_fsm(void);
  11. void cm_print_clock_quick_summary(void);
  12. #endif
  13. #if defined(CONFIG_TARGET_SOCFPGA_GEN5)
  14. #include <asm/arch/clock_manager_gen5.h>
  15. #elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
  16. #include <asm/arch/clock_manager_arria10.h>
  17. #endif
  18. #endif /* _CLOCK_MANAGER_H_ */