fsl_secure_boot.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * Copyright 2015 Freescale Semiconductor, Inc.
  3. * Copyright 2017 NXP
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __FSL_SECURE_BOOT_H
  8. #define __FSL_SECURE_BOOT_H
  9. #ifdef CONFIG_CHAIN_OF_TRUST
  10. #define CONFIG_FSL_SEC_MON
  11. #ifdef CONFIG_SPL_BUILD
  12. /*
  13. * Define the key hash for U-Boot here if public/private key pair used to
  14. * sign U-boot are different from the SRK hash put in the fuse
  15. * Example of defining KEY_HASH is
  16. * #define CONFIG_SPL_UBOOT_KEY_HASH \
  17. * "41066b564c6ffcef40ccbc1e0a5d0d519604000c785d97bbefd25e4d288d1c8b"
  18. * else leave it defined as NULL
  19. */
  20. #define CONFIG_SPL_UBOOT_KEY_HASH NULL
  21. #endif /* ifdef CONFIG_SPL_BUILD */
  22. #define CONFIG_KEY_REVOCATION
  23. #ifndef CONFIG_SPL_BUILD
  24. #ifndef CONFIG_SYS_RAMBOOT
  25. /* The key used for verification of next level images
  26. * is picked up from an Extension Table which has
  27. * been verified by the ISBC (Internal Secure boot Code)
  28. * in boot ROM of the SoC.
  29. * The feature is only applicable in case of NOR boot and is
  30. * not applicable in case of RAMBOOT (NAND, SD, SPI).
  31. * For LS, this feature is available for all device if IE Table
  32. * is copied to XIP memory
  33. * Also, for LS, ISBC doesn't verify this table.
  34. */
  35. #define CONFIG_FSL_ISBC_KEY_EXT
  36. #endif
  37. #if defined(CONFIG_FSL_LAYERSCAPE)
  38. /*
  39. * For fsl layerscape based platforms, ESBC image Address in Header
  40. * is 64 bit.
  41. */
  42. #define CONFIG_ESBC_ADDR_64BIT
  43. #endif
  44. #ifdef CONFIG_ARCH_LS2080A
  45. #define CONFIG_EXTRA_ENV \
  46. "setenv fdt_high 0xa0000000;" \
  47. "setenv initrd_high 0xcfffffff;" \
  48. "setenv hwconfig \'fsl_ddr:ctlr_intlv=null,bank_intlv=null\';"
  49. #else
  50. #define CONFIG_EXTRA_ENV \
  51. "setenv fdt_high 0xffffffff;" \
  52. "setenv initrd_high 0xffffffff;" \
  53. "setenv hwconfig \'fsl_ddr:ctlr_intlv=null,bank_intlv=null\';"
  54. #endif
  55. /* Copying Bootscript and Header to DDR from NOR for LS2 and for rest, from
  56. * Non-XIP Memory (Nand/SD)*/
  57. #if defined(CONFIG_SYS_RAMBOOT) || defined(CONFIG_FSL_LSCH3) || \
  58. defined(CONFIG_SD_BOOT) || defined(CONFIG_NAND_BOOT)
  59. #define CONFIG_BOOTSCRIPT_COPY_RAM
  60. #endif
  61. /* The address needs to be modified according to NOR, NAND, SD and
  62. * DDR memory map
  63. */
  64. #ifdef CONFIG_FSL_LSCH3
  65. #ifdef CONFIG_QSPI_BOOT
  66. #define CONFIG_BS_ADDR_DEVICE 0x20600000
  67. #define CONFIG_BS_HDR_ADDR_DEVICE 0x20640000
  68. #else /* NOR BOOT */
  69. #define CONFIG_BS_ADDR_DEVICE 0x580600000
  70. #define CONFIG_BS_HDR_ADDR_DEVICE 0x580640000
  71. #endif /*ifdef CONFIG_QSPI_BOOT */
  72. #define CONFIG_BS_SIZE 0x00001000
  73. #define CONFIG_BS_HDR_SIZE 0x00004000
  74. #define CONFIG_BS_ADDR_RAM 0xa0600000
  75. #define CONFIG_BS_HDR_ADDR_RAM 0xa0640000
  76. #else
  77. #ifdef CONFIG_SD_BOOT
  78. /* For SD boot address and size are assigned in terms of sector
  79. * offset and no. of sectors respectively.
  80. */
  81. #define CONFIG_BS_ADDR_DEVICE 0x00003000
  82. #define CONFIG_BS_HDR_ADDR_DEVICE 0x00003200
  83. #define CONFIG_BS_SIZE 0x00000008
  84. #define CONFIG_BS_HDR_SIZE 0x00000010
  85. #elif defined(CONFIG_NAND_BOOT)
  86. #define CONFIG_BS_ADDR_DEVICE 0x00600000
  87. #define CONFIG_BS_HDR_ADDR_DEVICE 0x00640000
  88. #define CONFIG_BS_SIZE 0x00001000
  89. #define CONFIG_BS_HDR_SIZE 0x00002000
  90. #elif defined(CONFIG_QSPI_BOOT)
  91. #define CONFIG_BS_ADDR_DEVICE 0x40600000
  92. #define CONFIG_BS_HDR_ADDR_DEVICE 0x40640000
  93. #define CONFIG_BS_SIZE 0x00001000
  94. #define CONFIG_BS_HDR_SIZE 0x00002000
  95. #else /* Default NOR Boot */
  96. #define CONFIG_BS_ADDR_DEVICE 0x60600000
  97. #define CONFIG_BS_HDR_ADDR_DEVICE 0x60640000
  98. #define CONFIG_BS_SIZE 0x00001000
  99. #define CONFIG_BS_HDR_SIZE 0x00002000
  100. #endif
  101. #define CONFIG_BS_ADDR_RAM 0x81000000
  102. #define CONFIG_BS_HDR_ADDR_RAM 0x81020000
  103. #endif
  104. #ifdef CONFIG_BOOTSCRIPT_COPY_RAM
  105. #define CONFIG_BOOTSCRIPT_ADDR CONFIG_BS_ADDR_RAM
  106. #define CONFIG_BOOTSCRIPT_HDR_ADDR CONFIG_BS_HDR_ADDR_RAM
  107. #else
  108. #define CONFIG_BOOTSCRIPT_HDR_ADDR CONFIG_BS_HDR_ADDR_DEVICE
  109. /* BOOTSCRIPT_ADDR is not required */
  110. #endif
  111. #ifdef CONFIG_FSL_LS_PPA
  112. /* Define the key hash here if SRK used for signing PPA image is
  113. * different from SRK hash put in SFP used for U-Boot.
  114. * Example
  115. * #define PPA_KEY_HASH \
  116. * "41066b564c6ffcef40ccbc1e0a5d0d519604000c785d97bbefd25e4d288d1c8b"
  117. */
  118. #define PPA_KEY_HASH NULL
  119. #endif /* ifdef CONFIG_FSL_LS_PPA */
  120. #include <config_fsl_chain_trust.h>
  121. #endif /* #ifndef CONFIG_SPL_BUILD */
  122. #endif /* #ifdef CONFIG_CHAIN_OF_TRUST */
  123. #endif